# Basic Circuits for Multi-Valued Sequential Logic 

Fatma Sarica ${ }^{1}$ and Avni Morgül ${ }^{2}$<br>${ }^{1}$ Electrical \& Electronics Engineering Department, Bogazici University, Istanbul, Turkey<br>fatma.sarica@boun.edu.tr<br>${ }^{2}$ Electronics \& Communication Engineering Department, Beykent University, Istanbul, Turkey<br>avnimorgul@beykent.edu.tr


#### Abstract

Multi-valued logic circuits have been offered as a solution to general interconnection and chip area problem. It has the potential of reducing the number of active elements and interconnection lines. More data may be transferred trough a single wire using logic signals having more than two levels. This technology leads to a decrease in number of interconnections and resistance and capacitance of contacts and interconnections. However, in spite of their potential advantages, developments in multivalued systems are not satisfactory. In particular, it is very difficult to find circuits to implement the multilevel sequential circuits. In this paper we present a new latch and restoration circuit which improves the performance of the previously designed flip-flop circuit. The flip-flop is the basic building block of multilevel sequential circuits and may be used to design sequential circuits such as multilevel counter/dividers and other sequential circuits.


## 1. Introduction

Flip-flops are well known sequential circuits and can be realized using multiple-valued logic circuits. Characteristic equations and next-state tables of the multi-valued conventional flip-flops such as RS and JK are defined by [1,2]. Studies about implementation of these flip-flops can be found in the literature but they are very limited and complicated [3,4]. In addition, while calculating the next-state output, these conventional flipflops use input values, current state output and inverse of current state output. In current-mode multi-valued circuits, inversion operation is performed by subtracting the input signal from $(r-1) * I_{b}$, where $r$ is the radix (number of logic levels) and $I_{b}$ is the reference current level. (Other logic levels are determined as integer multiples of the reference current. In this study, we use 4 -level logic with the $5 \mu \mathrm{~A}$ reference current level). The inversion operation should be avoided, because it increases the power consumption of the circuit considerably.

## 2. AB flip-flop

As a solution to the inversion operation of the conventional flip-flops, we propose a new flip-flop structure named as AB
flip-flop due to its A and B inputs and its next-state equation is defined as follows [9];

$$
\begin{equation*}
Q_{n+1}=A+B \cdot Q_{n} \tag{1}
\end{equation*}
$$

The state transition table of the AB flip-flop is given in Table 1 and it is clear that the flip-flop can successfully change its state from one to other for any input combination.

Table 1. Transition table of the AB flip-flop

| $A B$ | 00 | 01 | 02 | 03 | 10 | 11 | 12 | 13 | 20 | 21 | 22 | 23 | 30 | 31 | 32 | 33 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $Q_{n}$ | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 2 | 2 | 2 | 2 | 3 | 3 | 3 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 2 | 2 | 2 | 2 | 3 | 3 | 3 | 3 |
| 2 | 0 | 1 | 2 | 2 | 1 | 1 | 2 | 2 | 2 | 2 | 2 | 2 | 3 | 3 | 3 | 3 |
| 3 | 0 | 1 | 2 | 3 | 1 | 1 | 2 | 3 | 2 | 2 | 2 | 3 | 3 | 3 | 3 | 3 |

Block diagram of the AB flip flop is introduced in Figure 1. It is composed of a $M I N$ circuit to perform AND operation, a $M A X$ circuit to perform OR operation and a $L A T C H$ circuit to HOLD the current state.


Fig. 1. AB flip-flop
The MIN [5] and MAX [6] circuits are current-mode, multiinput circuits working based on winner/loser-takes-all principle. The LATCH/RESTORER circuit is based on level restoration circuit design given in [7] and optimized for the new application to obtain smooth transitions. The main drawback of currentmode multi-valued logic circuits is that they are not self restored unlike the binary logic circuits. The predefined current levels can be deviate from their original values due to some variations in active element dimensions, power supplies, technology parameters, etc. This variations on the output signal is carried to the next stages. It can be tolerated and output can be detected correctly for a range of value that is called noise margin i.e., $\pm I_{b} / 2$. The signal must be restored to its original value before it exceeds this value. In addition, the flip-flop circuits have positive feedback in nature, which prohibits any variation from
the predefined level. Othervise this variation forces the output to shift either to ground or power supply voltage. The restoration circuit is modified as LATCH/RESTORER circuit by adding a pass transistor properly. Both HOLD and restore operations performed at the same time by using the circuit given in Figure 2.


Fig. 2. Modified latch and restoration circuit
Timing of the flip flop circuit is performed by using opposite phase clock signals (clk, $\overline{c l k}$ ) stimulating the pass transistor of the latch circuit. The number of $Q$ outputs $\left(I_{o u t}\right)$ can be increased by adding more current mirrors to the final stage. Applied input signals and the resulting simulation output are given in Figure 3 and Figure 4 respectively and it is fully compatible with Table 1.


Fig. 3. $A$ and $B$ input signals of the flip-flop


Fig. 4. The $Q$ output signal of the flip-flop

## 3. AB flip-flop Applications

In order to show the usefulness of the proposed AB flip-flop, 2-digit modulo-16 counter is designed. It is supposed to be count as given in Figure5.


Fig. 5. Counting diagram for 2-digit modulo-16 counter

Using this counting diagram and state transition table of the flip-flop, we can obtain the next-state equation of the counter as follows, after necessary minimizations;

$$
\begin{gather*}
A_{1}=Q_{1}^{\rightarrow 1}, B_{1}=0 \\
A_{2}=^{3} Q_{1}^{3} \cdot Q_{2}^{\rightarrow 1}, B_{2}={ }^{0} Q_{1}^{2} Q_{2} \tag{2}
\end{gather*}
$$

Here, $Q_{1}^{\rightarrow 1}$ and $Q_{2}^{\rightarrow 1}$ indicate 1-level clock-wise cyclic operation [8] and ${ }^{3} Q_{1}^{3}$ and ${ }^{0} Q_{1}^{2}$ are literal operations. The ${ }^{3} Q_{1}^{3}$ operation is logically equal to 'detect if $Q_{1} \geq 3$ ', and the ${ }^{0} Q_{1}{ }^{2}$ operation is logically equal to 'detect if $Q_{1} \leq 2$ '. So, we can replace the literal circuits with upper and lower threshold circuits, respectively. Threshold circuits are simpler and use fewer transistors than literal circuits. The complete block diagram of the synchronous 2-digit modulo-16 counter and simulation results are given in Figures 6 and 7, respectively.


Fig. 6. Synchronous 2-digit modulo-16 counter


Fig. 7. Simulation result of 2-digit modulo-16 counter

## 4. Conclusions

In this study, a new current-mode multi-valued sequential flip-flop circuit and its application to a synchronous 2-digit modulo-16 up counter is presented. Proposed flip-flop performs its operation successfully. With minor modifications, radix of the circuit can be increased. Multi-valued logic design is still an open area, especially the sequential design part. This study is just a step to that open area and needs improvement in circuit level and extended system level design.

## 5. References

[1] Acha, J. I. and J. L. Huertas, "On Input and Next-State Equations of the R-S Type M-Stable", IEEE Transactions on Computers, Vol. 25, No. 7, pp. 759-763, July 1976.
[2] Acha, J. I. and J.L. Huertas, "General excitation table for a JK multistable", Electronics Letters, Vol. 11, Nos. 25/26, pp. 624, 1975.
[3] Maguire, L. P., T.M. McGinnity, and L.J. McDaid, "From a Fuzzy Flip-Flop to a MVL Flip-Flop", Proceedings of the $29^{\text {th }}$ International Symposium on Multiple Valued Logic, pp. 294-299, 1999.
[4] Diamond, J., W. Pedrycz, and D. McLeod, "Fuzzy JK Flipflops as Computational Structures : Design and Implementation", IEEE Transactions on Circuits and Systems II- Analog and Digital Signal Processing , Vol. 41, No. 3, pp. 215-226, 1994.
[5] Huang, C. Y., C. J. Wang, and B. D. Liu, "Modular Current-Mode Multiple Input Minimum Circuit for Fuzzy Logic Controllers", Electronics Letters, Vol. 32, No. 12, pp. 1067-1069, 1996
[6] Baturone, I., J.L. Huertas, A. Barriga and S. SánchezSalono, " Current-Mode Multiple-Input Max Circuit", Electronics Letters, Vol. 30, No. 9, pp. 678-680, 1994.
[7] Temel, T., Current-Mode CMOS Design of Multi-Valued Logic Circuits, Ph.D. Thesis, Boğaziçi University, 2002.
[8] Temel, T., and Morgul, A., "Implementation of multivalued logic gates using full current-mode CMOS circuits", Analog Integrated Circuits Signal Processing, 39, pp. 191204, 2004.
[9] F. Sarica and A. Morgul, AB flip-flop, a first step to multilevel sequential logic, Electronics Letters, Vol. 47 No. 5, March 2011.

