# Four Quadrant FGMOS Multiplier 

Sinem KELESS ${ }^{1}$, H. Hakan KUNTMAN ${ }^{2}$<br>${ }^{1,2}$ Electrical and Electronics Faculty, Istanbul Technical University, Istanbul, Turkey<br>${ }^{1}$ keless@itu.edu.tr, ${ }^{2}$ kuntman@itu.edu.tr


#### Abstract

A novel four-quadrant analog multiplier using floating gate MOS (FGMOS) transistors operating in the saturation region is presented. The drain current is proportional to the square of the weighted sum of the input signals. This square law characteristic of the FGMOS transistor is used to implement the quarter square identity by utilizing only six FGMOS transistors. The main features of this remarkably simple multiplier circuit configuration are the large input signal range equal to $100 \%$ of the supply voltage, nonlinearity of $\mathbf{0 . 0 0 7 8} \%$ and THD of maximum $2.74 \%$ (while the inputs are at their maximum values).


## 1. Introduction

Four quadrant analog multipliers are important building blocks in neural networks and many signal processing circuits like correlators, convolvers, adaptive filters, modulation detection, frequency translation, etc. Several techniques of implementing four-quadrant analog multipliers, using MOS technology, have been reported. They are the variable transconductance technique (modified Gilbert cell) [1]-[3], the voltage-controlled transconductance technique, which employs MOS transistors operating in the triode region [4]-[6], the bias feedback technique [7], techniques based on square-law characteristics of MOS transistors operating in the saturation region, implementing either the quarter-square identity [8]-[10] or other algebraic identity [11]-[12], and the technique based on linear transconductors [13]-[15]. The Gilbert six transistors cell (GSTC), using the variable transconductance technique, is very popular in bipolar technology since its output current has a linear relationship with the tail current source which allows the nonlinear relationship with the input signals, $V x$ and $V y$, to be compensated simply by an appropriate predistortion circuit [16]. However, the output current of a MOS transistor multiplier, based on the modified GSTC, has a nonlinear relationship with the tail current source and makes compensation by a predistortion circuit very difficult [2]. This limits the linear input range of the multiplier to only a few hundred millivolts [1]. On the other hand, most of the square-law based multipliers reported so far have input signal range limited to about $50 \%$ of the supply voltage range. In this paper, a novel four-quadrant analog multiplier using floating-gate MOS (FGMOS) transistors operating in the saturation region is presented. The drain current is proportional to the square of the weighted sum of the input signals. This square law characteristic of the FGMOS transistor is used to implement the quarter square identity by utilizing only six FGMOS transistors. The main features of this remarkably simple multiplier circuit configuration are the large input signal range equal to $100 \%$ of the supply voltage, nonlinearity of $0.0078 \%$ and THD of maximum $2.74 \%$ (while the inputs are at
their maximum values). Rest of the paper is organized as follows. In Section II, the basic structure of the FGMOS transistor is described. The principle of operation of the FGMOS differential pair and four-quadrant analog FGMOS multiplier are presented in Section III and Section IV, respectively. Simulation results of the proposed circuit are shown in section V followed by conclusion in section VI.

## 2. The FGMOS Transistor

Floating gate (FG) MOSFETs are being utilized in a number of new and exciting analog applications [17]-[20]. These devices are available in standard CMOS technology because they are being widely used in digital circuits. Thus floating gate devices are now finding wider applications by analog researchers. As a result the floating gate devices are not only used for memories but are also being used as circuit elements. FGMOS transistors are used as analog memory elements, as part of capacitive biased circuits, and as adaptive circuit elements [17].

An FGMOS can be fabricated by electrically isolating the gate of a standard MOS transistor, so that there are no resistive connections to its gate. A number of secondary gates or inputs are then deposited above the floating gate (FG) and electrically isolated from it. These inputs are only capacitively connected to the FG, since the FG is completely surrounded by highly resistive material. So, in terms of its DC operating point, the FG is a floating node [17]. The equivalent schematic for an n-input n-channel FGMOS transistor is given in Figure 1.


Fig. 1. n-input n-channel FGMOS transistor

## 3. FGMOS Differential Pair

There are two types of FGMOS differential pair. One of them is biased by floating voltage source and the other is biased by nonfloating voltage source [18]. Differential pair which is biased by floating voltage source cannot have a rail-to-rail range and the
floating voltage source may limit its common mode swing range if the floating voltage source cannot swing out of the supply rails. Figure 2.a and 2.b shows the differential pairs biased by floating voltage source and non-floating voltage source, respectively.


Fig. 2. FGMOS differential pairs
To derive under what condition we can get a rail-to-rail input common mode range for the differential pair biased by non-floating voltage source, it is known that for 2-input floating gate transistors $V_{F}=w_{0} V_{0}+w_{1} V_{1}+w_{2} V_{2}$ where $w_{i}=C_{i} / C_{\text {tot }}, i$ $=0,1,2$. Normally, $\mathrm{C}_{\mathrm{i}}$ is much larger than $\mathrm{C}_{0}$ which means $\mathrm{w}_{0}$ is very small and the following approximation of $w_{1}+w_{2}=1$ can be assumed. When $\mathrm{V}_{\mathrm{icm}}$ (common mode input voltage) is $\mathrm{V}_{\mathrm{DD}}$, for N type transistor, the floating gate can be $\mathrm{V}_{\mathrm{DD}}$, as long as the $\mathrm{V}_{\text {DRAIN }}$ is greater than $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{TN}}$. So, for the differential pair biased by non-floating voltage source, $\mathrm{V}_{\mathrm{b}}$ can directly be $\mathrm{V}_{\mathrm{DD}}$. When $\mathrm{V}_{\text {icm }}$ is at the negative rail $\left(-\mathrm{V}_{\mathrm{SS}}\right)$, for N type differential pair, there is a tendency that tail current transistor will have no room to work in saturation region. We should try to increase $\mathrm{V}_{\mathrm{FG}, \mathrm{cm}}$, the common mode voltage on the floating gate. $\mathrm{V}_{\mathrm{FG}, \mathrm{cm}}$ is given by $V_{\mathrm{FG}, \mathrm{cm}}=\mathrm{w}_{1} \mathrm{~V}_{\mathrm{icm}}+\mathrm{w}_{2} \mathrm{~V}_{\mathrm{b}}$. That is, one should have a high $\mathrm{V}_{\mathrm{b}}$, which has the maximum value of $\mathrm{V}_{\mathrm{DD}}$. Let $\mathrm{V}_{\mathrm{b}}=\mathrm{V}_{\mathrm{DD}}$; so, when $V_{\text {icm }}=-V_{S S}, V_{\mathrm{FG}, \mathrm{cm}}=\mathrm{w}_{1} \mathrm{~V}_{\mathrm{icm}}+\mathrm{w}_{2} \mathrm{~V}_{\mathrm{b}}=-\mathrm{w}_{1} \mathrm{~V}_{\mathrm{SS}}+$ $\mathrm{w}_{2} \mathrm{~V}_{\mathrm{DD}}=-\mathrm{w}_{1} \mathrm{~V}_{\mathrm{SS}}+\left(1-\mathrm{w}_{1}\right) \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{w}_{1}\left(\mathrm{~V}_{\mathrm{SS}}+\mathrm{V}_{\mathrm{DD}}\right)$. To make sure $M_{1}, M_{2}$ and tail current transistor work properly, the following inequality should be satisfied. $\mathrm{V}_{\mathrm{FG}, \mathrm{cm}} \geq-\mathrm{V}_{\mathrm{SS}}+$ $\left(\mathrm{V}_{\mathrm{GS}, \mathrm{M} 1, \mathrm{M} 2}+\mathrm{V}_{\text {dsat, }}\right.$ MTAII $)$. So, we can get from these two equations, $\left(\mathrm{V}_{\mathrm{DD}}+\mathrm{V}_{\mathrm{SS}}\right) \geq\left(\mathrm{V}_{\mathrm{GS}, \mathrm{M} 1, \mathrm{M} 2}+\mathrm{V}_{\mathrm{dsat}, \mathrm{MTAIL}}\right) /\left(1-\mathrm{w}_{1}\right)$. The minimum supply voltage is $\left(\mathrm{V}_{\mathrm{GS}, \mathrm{M} 1, \mathrm{M} 2}+\mathrm{V}_{\mathrm{dsat}, \mathrm{MTAIL}}\right) /\left(1-\mathrm{w}_{1}\right)$ [18].

Figure 3 shows the output drain current of the differential pair biased by non-floating voltage source. As it is seen from the figure, input voltage swing is increased by using FGMOS transistors.


Fig. 3. Output drain current of the differential pair biased by non-floating voltage source

## 4. Four Quadrant FGMOS Multiplier

Figure 4.a shows the conventional multiplier circuit based on the folded CMOS Gillbert Cell while Figure 4.b shows the proposed floating gate multiplier circuit which is based on the topology given in [2], employing FGMOS differential pairs instead of conventional pairs to improve the circuit behaviour. M1a, M1b transistors form one differential pair where as M2a, M2b form the other. They are cross connected by connecting the drains of the transistors M1a, M2a and M1b, M2b together. A differential input $V_{X}$ is applied to the cross connected differential pairs while the other differential input $\mathrm{V}_{\mathrm{Y}}$ is applied to the differential pair formed by M3a and M3b. M3a and M3b transistors form tail transistors for the two differential pairs. The bias currents $\left(\mathrm{I}_{\mathrm{SS} 1}, \mathrm{I}_{\mathrm{SS} 2}, \mathrm{I}_{\mathrm{SS} 3}\right)$ are provided as tail currents to the differential pairs.


Fig. 4.a. Conventional multiplier circuit


Fig. 4.b. Proposed floating gate multiplier circuit
Each transistor in differential pairs has two inputs which are applied through two equal sized capacitors, $\mathrm{C}_{\mathrm{i}}$. The differential signals of the inputs are applied to one of the floating gates in the differential pairs. $\mathrm{V}_{\mathrm{X}}$ and $\mathrm{V}_{\mathrm{Y}}$ act as input signals while $\mathrm{V}_{\mathrm{GC}}$ as a control voltage to the floating gates. Since the voltage at the gate is less than the input voltage the differential pair transistors can work in saturation even when large signals are applied. This leads to increase the input dynamic swing.

## 5. Simulation Results

The proposed circuit of Figure 4.b was simulated using $0.5 \mu \mathrm{~m}$ Mietec technology parameters. The supply voltage is $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{GC}}$ is set to $\mathrm{V}_{\mathrm{DD}}$ for n type FGMOS and is set to ground for $p$ type FGMOS. The tail currents are $\mathrm{I}_{\mathrm{SS} 1}=\mathrm{I}_{\mathrm{SS} 2}=\mathrm{I}_{\mathrm{SS} 3}=100 \mu \mathrm{~A}$. The input capacitor value is taken $\mathrm{C}_{\mathrm{i}}=$ 25 fF while the $\mathrm{C}_{\mathrm{FGD}}$ and $\mathrm{C}_{\mathrm{FGS}}$ values are calculated as 0.14 fF and 2.45 fF , respectively. The dimension for cross connected differential pair transistors M1a, M1b, M2a and M2b is $\mathrm{W} / \mathrm{L}=$ $1 \mu \mathrm{~m} / 1 \mu \mathrm{~m}$, for M3a and M3b is $\mathrm{W} / \mathrm{L}=5 \mu \mathrm{~m} / 1 \mu \mathrm{~m}$. The current ratio of the transistors M4, M5 and M7, M8 is chosen as $\mathrm{I}_{\mathrm{D} 5} / \mathrm{I}_{\mathrm{D} 4}=\mathrm{I}_{\mathrm{D} 8} / \mathrm{I}_{\mathrm{D} 7}=5$.

Figure 5 shows the DC transfer characteristics of the proposed circuit. DC voltage $\mathrm{V}_{\mathrm{Y}}$ was stepped between -1.25 V and 1.25 V with 0.5 V step size while the DC voltage $\mathrm{V}_{\mathrm{X}}$ was swept from -1.25 V to 1.25 V . The nonlinearity of the circuit was simulated as $0.0078 \%$ under full scale input conditions.


Fig. 5. DC transfer characteristics of the proposed circuit

Figure 6 shows the DC transfer characteristics of the proposed circuit and the conventional CMOS circuit together. During the simulation $\mathrm{V}_{\mathrm{X}}$ is swept from -1.25 V to 1.25 V while $\mathrm{V}_{\mathrm{Y}}$ takes the values of $-1.25 \mathrm{~V}, 0 \mathrm{~V}, 1.25 \mathrm{~V}$ for proposed circuit and $-0.11 \mathrm{~V}, 0 \mathrm{~V}, 0.11 \mathrm{~V}$ for the conventional CMOS circuit. As it is seen from the figure, input swing is increased by using FGMOS transistors.


Fig. 6. DC transfer characteristics of the proposed multiplier circuit and the conventional multiplier circuit

Figure 7 shows the inputs of 10 kHz and 300 kHz sinusoidal signals with 2.5 V amplitudes applied at $\mathrm{V}_{\mathrm{X}}$ and $\mathrm{V}_{\mathrm{Y}}$,
respectively and Figure 8 shows the transient output waveform of the proposed circuit.


Fig. 7. Input signals $V_{X}$ and $V_{Y}$ of the proposed circuit


Fig. 8. Transient output waveform of the proposed circuit

Figure 9 shows the THD variation due to the input voltage swing of $\mathrm{V}_{\mathrm{Y}}$ between 0 V and 2.5 V while $\mathrm{V}_{\mathrm{X}}$ is set to $0.5 \mathrm{~V}, 1.5$ $\mathrm{V}, 2 \mathrm{~V}$ and 2.5 V DC . As it is seen from the figure, if we consider a constant $\mathrm{V}_{\mathrm{Y}}$, THD increases while VX increases or if we consider a constant $\mathrm{V}_{\mathrm{X}}$ THD increases while $\mathrm{V}_{\mathrm{Y}}$ increases.


Fig. 9. THD variation due to the input voltage swing of $\mathrm{V}_{\mathrm{Y}}$ while $\mathrm{V}_{\mathrm{X}}$ is set to $0.5 \mathrm{~V}, 1.5 \mathrm{~V}, 2 \mathrm{~V}$ and 2.5 V DC

The extended linearity provided by the proposed circuit has been demonstrated on the intermodulation distortion properties by applying 10 kHz and 300 kHz signals of 2.5 V amplitude respectively to the X and Y inputs, the resulting output products are investigated by SPICE simulations. Intermodulation products of the frequencies $\mathrm{f} 1+\mathrm{f} 2=310 \mathrm{kHz}$ and $\mathrm{f} 1-\mathrm{f} 2=290$ kHz are taken as 0 dB and the other products are normalized to those values. The intermodulation products obtained are illustrated in Table 1. It is obvious from the results that the intermodulation products at the output of the proposed circuit of Fig.4.b are considerably lower than those at the output of the conventional multiplier topology of Fig.4.a.

Table 1. Intermodulation Products of the Proposed Multiplier and Conventional Multiplier

| Frequency <br> $[\mathrm{kHz}]$ | Proposed <br> Multiplier | Conventional <br> Multiplier |
| :---: | :---: | :---: |
| 10 | -78.96 dB | -45.3 dB |
| 30 | -81.88 dB | -52.01 dB |
| 50 | -83.86 dB | -49.32 dB |
| 270 | -22 dB | -13.32 dB |
| 290 | 0 dB | 0 dB |
| 300 | -77.21 dB | -34.81 dB |
| 310 | 0 dB | 0 dB |
| 330 | -22 dB | -13.32 dB |

## 6. Conclusions

A novel FGMOS four quadrant multiplier has been designed and simulated. It is based on the square law dependence of the drain current on the weighted sum of the input signals. The circuit configuration is remarkably simple. It has a large input voltage range equaling the supply voltage. The measured nonlinearity and total harmonic distortion are $0.0078 \%$ and 2.74 $\%$ under full scale input conditions, respectively.

## 7. References

[1] D. C. Soo and R. G. Meyer, "A four-quadrant NMOS analog multiplier", IEEE J. Solid-State Circuits, vol. SC17, no. 6, pp. 1174-1178, December, 1982.
[2] J. N. Babanezhad and G. C. Temes, "A 20-V four-quadrant CMOS analog multiplier", IEEE J. Solid-State Circuits, vol. SC-20, no. 6, pp. 1158-1 168, December, 1985.
[3] S. C. Qin and R. L. Geiger, "A $\pm 5-\mathrm{V}$ CMOS analog multiplier", IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 1143-1 146, December, 1987.
[4] M. Yasumoto and T. Enomoto, "Integrated MOS fourquadrant analog multiplier using switched-capacitor technology for analog signal processor IC's", IEEE J. Solid-State Circuits, vol. SC-20, no. 4, pp. 852-859, August, 1985.
[5] B. S. Song, "CMOS RF circuits for data communication application", IEEE J. Solid-State Circuits, vol. SC-21, no. 2, pp. 310-317, April, 1986.
[6] C. W. Kim and S. B. Park, "New four-quadrant CMOS analog multiplier", Electron. Lett., vol. 23, no. 24, pp. 1268-1270, November, 1987.
[7] S. I. Liu and Y. S. Hwang, "CMOS four-quadrant multiplier using bias feedback techniques", IEEE J. SolidState Circuits, vol. 29, no. 6, pp. 750-752, June, 1994.
[8] J. Pena-Fino1 and J. A. Connelly, "A MOS four-quadrant analog multiplier using the quarter-square technique", IEEE J. Solid-State Circuits, vol. SC-22, no. 6, pp. 1064-1073, December, 1987.
[9] H. G. Song and C. K. Kim, "A MOS four-quadrant analog multiplier using simple two-input squaring circuits with source followers", IEEE J. Solid-State Circuits, vol. 25, no. 3, pp. 841-848, June 1990.
[10] C. W. Kim and S. B. Park, "Design and implementation of a new four quadrant MOS analog multiplier", Analog Integrated Circuits and Signal Processing, vol. 2, pp. 95103, 1992.
[11] Z. Hong and H. Melchior, "Analogue four-quadrant CMOS multiplier with resistors", Electron. Lett., vol. 21, no. 12, pp. 531-532, June, 1985.
[12] N. Saxena and J. J. Clark, "A four-quadrant CMOS analog multiplier for analog neural network," IEEE J. Solid-State Circuits, vol. 29, no. 6, pp. 746-749, June, 1994.
[13] K. Bult and H. Wallinga, "A CMOS four-quadrant analog multiplier", IEEE J. Solid-State Circuits, vol. SC-21, no. 3, pp. 430-435, June, 1986.
[14] S. L. Wong, N. Kalyansundaram, and C. A. T. Salama, "Wide dynamic range four-quadrant CMOS analog multiplier using linearized transconductance", IEEE J. Solid-State Circuits, vol. SC-21, no. 6, pp. 1120-1122, December, 1986.
[15] Z. Wang, "A CMOS four-quadrant analog multiplier with single-ended voltage output and improved temperature performance," IEEE J. Solid-State Circuits, vol. 26, no. 9, pp. 1293-1301, September, 1991.
[16] P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 2nd ed. New York: Wiley, pp. 593-605, 1984.
[17] E. Rodriguez-Villegas, Low Power and Low Voltage Circuit Design with the FGMOS transistor, The Institution of Engineering and Technology, London, United Kingdom.
[18] Edgar Sánchez-Sinencio, Floating Gate Techniques and Applications, Analog and Mixed-Signal Center TAMU.
[19] S. R. S. Garimella, J. Ramirez-Angulo, A. Lopez-Martin and R. G. Carvajal, "Design of Highly Linear Multipliers using Floating Gate Transistors and/or Source Degeneration Resistor", IEEE International Symposium on Circuits and Systems, 2008, pp.1492-1495.
[20] S.S. Jamuar, S. Sharma and S.S.Rajput, "Analog Signal processing Using FGMOS Based Structures: A Tutorial," J. Of Active and Passive Electronic Devices, vol. 3, pp.109124, 2008.

