# DXCCII-BASED FOUR-QUADRANT ANALOG MULTIPLIERS USING TRIODE MOSFETS 

Ali Zeki ${ }^{*} \quad$ Ali Ümit Keskin ${ }^{\dagger} \quad$ Ali Toker ${ }^{*}$<br>e-mail:alizeki@ehb.itu.edu.tr e-mail:auk@e-kolay.net e-mail:alitoker@ehb.itu.edu.tr<br>* Istanbul Technical University, Faculty of Electrical and Electronics Engineering, Department of Electronics \& Communications Engineering, 34469, Maslak, Istanbul, Turkey<br>$\dagger$ Yeditepe University, Faculty of Engineering \& Architecture, Department of Electrical Engineering, 34755, Kaylşdağl, Istanbul, Turkey

Key words: Analog multipliers, current conveyors, DXCCII


#### Abstract

In this work, two four-quadrant analog multipliers are proposed based on a recently presented active device, the dual-X current conveyor (DXCCII) and triode MOSFETs. The performance of each presented analog multiplier is obtained via SPICE simulations to show the functionality of the proposed multipliers. A CMOS implementation of DXCCII is used in simulations.


## I. INTRODUCTION

Analog multipliers are among the most important building blocks for analog signal processing. They are used widely in modulators, mixers, adaptive filters, neural networks, etc [1]. Therefore, design of high-performance integrated analog multipliers has received much interest [2-7].

It was revealed recently that, a new active device, the dual-X second generation current conveyor (DXCCII), brings versatility to design of continuous-time tunable filters [8,9]. Figure 1(a) shows the symbol of DXCCII, whose defining equations are as follows:

$$
\begin{equation*}
I_{Y}=0, V_{X p}=V_{Y}, V_{X n}=-V_{Y}, I_{Z p}=I_{X p}, I_{Z n}=I_{X n} \tag{1}
\end{equation*}
$$

Figure 1(b) shows a DXCCII-based voltage-mode tunable lossless integrator [8]. Tuning is performed by adjusting the gate voltage $\left(\mathrm{V}_{\mathrm{C}}\right)$ of the MOSFET which is operating in triode region. Thanks to the DXCCII, which supplies $\mathrm{V}_{\mathrm{Xp}}=\mathrm{V}_{\mathrm{Y}}$ and $\mathrm{V}_{\mathrm{Xn}}=-\mathrm{V}_{\mathrm{Y}}$, the drain-source voltage of the triode MOSFET is fully differential. This enhances the linearity of this tunable MOSFET resistor, thus, sufficiently linear filtering is possible, besides tunability.


Figure 1. (a) DXCCII symbol, (b) DXCCII-based tunable lossless integrator.

In this study, two DXCCII-based four-quadrant analog multipliers are proposed. The two inputs of the multiplier are applied to the Y terminal(s) of the $\mathrm{DXCCII}(\mathrm{s})$ and gate terminal(s) of the triode MOSFET(s).

## II. THE FIRST FOUR-QUADRANT MULTIPLIER

Figure 2(a) shows a lossy integrator, whose loss is determined by the second triode MOSFET connected to the output. The transfer function is

$$
\begin{equation*}
\frac{V_{\text {out }}}{V_{\text {in }}}=\frac{\frac{2}{R_{M 1} C}}{s+\frac{2}{R_{M 2} C}} \tag{2}
\end{equation*}
$$

where $\mathrm{R}_{\mathrm{M} 1}=\left[\beta_{1}\left(\mathrm{~V}_{\mathrm{C} 1}-\mathrm{V}_{\mathrm{Tn}}\right)\right]^{-1}$ and $\mathrm{R}_{\mathrm{M} 2}=\left[\beta_{2}\left(\mathrm{~V}_{\mathrm{C} 2}-\mathrm{V}_{\mathrm{Tn}}\right)\right]^{-1}$. It was revealed that, $\mathrm{M}_{2}$ also receives a fully differential voltage across its drain-source terminals [8]. Therefore, its linearity is also enhanced. It is interesting to note that, as will be revealed, the low-frequency voltage gain of the lossy integrator in Figure 2(a) will be even more linear than that when a linear resistor is connected instead of $\mathrm{M}_{2}$ as a load. The reason is that, nonlinearities of the triode MOSFETs are alike and reduce themselves one step further. This idea, and the fact that $1 / \mathrm{R}_{\mathrm{M} 1}$ conductance of $M_{1}$ is linearly dependent on $V_{C 1}$ can be a starting point for obtaining a DXCCII-based analog multiplier.


Figure 2. (a) DXCCII-based tunable lossy integrator, (b) DXCCII-based circuit used to obtain the multiplier.

Figure 2(b) shows the DXCCII-based circuit to be used as the analog multiplier. The Y terminal is the first input $\left(\mathrm{V}_{\mathrm{in} 1}\right)$. The gate voltage of $\mathrm{M}_{1}\left(\mathrm{~V}_{\mathrm{c} 1}\right)$ is no longer pure DC , but has a signal part (the second input $\mathrm{V}_{\text {in2 }}$ ) besides its DC
component $\left(\mathrm{V}_{\mathrm{C} 1}\right)$; i.e. $\mathrm{V}_{\mathrm{c} 1}=\mathrm{V}_{\mathrm{in} 2}+\mathrm{V}_{\mathrm{C} 1}$. Equation (2) can be used for $\mathrm{C}=0$ (i.e. for $2 / \mathrm{C}=\infty$ ) to express the output voltage at the $Z_{p}$ terminal as

$$
\begin{equation*}
V_{\text {out }}=R_{M 2} / R_{M 1} V_{\text {in } 1} \tag{3}
\end{equation*}
$$

By substituting $\mathrm{R}_{\mathrm{M} 1}=\left[\beta_{1}\left(\mathrm{~V}_{\mathrm{c} 1}-\mathrm{V}_{\mathrm{Tn}}\right)\right]^{-1}$ into Equation (3), $\mathrm{V}_{\text {out }}$ is obtained in terms of $V_{\text {in } 1}$ and $V_{\text {in2 }}$ as,

$$
\begin{equation*}
V_{\text {out }}=R_{M 2} \beta_{1} V_{\text {inl }}\left(V_{c l}-V_{T n}\right) \tag{4}
\end{equation*}
$$

$\mathrm{V}_{\text {in } 1}$ can take values around the ground level, i.e. it can be positive or negative. So, its DC component is zero. However, $\mathrm{V}_{\mathrm{c} 1}$ should be positive, because the condition

$$
\begin{equation*}
V_{c l}>V_{i n l, \max }+V_{T n} \tag{5}
\end{equation*}
$$

(equivalent to the condition $\mathrm{V}_{\mathrm{G} 1}>\mathrm{V}_{\mathrm{D} 1}+\mathrm{V}_{\mathrm{Tn}}$ ) should be satisfied so as to guarantee that $M_{1}$ is in triode region, even for the largest possible $\mathrm{V}_{\mathrm{in} 1}$ value. Actually, when the positive DC component $\left(\mathrm{V}_{\mathrm{Cl}}\right)$ of $\mathrm{V}_{\mathrm{cl}}$ is considered, it is observed that, besides the multiplication component, an additional component appears at the output, such that,

$$
\begin{equation*}
V_{\text {out }}=k V_{\text {in } 1} V_{\text {in } 2}+k V_{\text {in } 1}\left(V_{C I}-V_{T n}\right) \tag{6}
\end{equation*}
$$

Here, $k=R_{M 2} \beta_{1}$ is the scale factor of the multiplier. It is possible to get rid of the second term on $\mathrm{V}_{\text {out }}$, by retrieving the output with respect to a voltage equal to $\mathrm{kV}_{\mathrm{in} 1}\left(\mathrm{~V}_{\mathrm{C} 1}-\mathrm{V}_{\mathrm{Tn}}\right)$. However, this voltage is not easy to obtain and control, since it is dependent on $\mathrm{V}_{\mathrm{Tn}}$ which will change with temperature and other effects and also on $V_{\text {in1 }}$. Nevertheless, if $M_{1}$ and $M_{2}$ are matched and $V_{C 2}$ is chosen equal to $\mathrm{V}_{\mathrm{C} 1}$, then, the unwanted additional component becomes

$$
\begin{equation*}
k V_{i n l}\left(V_{C l^{-}} V_{T n}\right)=V_{i n l} \tag{7}
\end{equation*}
$$

which yields

$$
\begin{equation*}
V_{\text {out }}=k V_{\text {in } 1} V_{\text {in } 2}+V_{\text {in } 1} \tag{8}
\end{equation*}
$$

This means, if the output voltage is taken with respect to a voltage equal to $\mathrm{V}_{\mathrm{in} 1}$, we can obtain a pure multiplication. It is usually avoided to refer the output voltage to the input node, but fortunately, a copy of $\mathrm{V}_{\mathrm{in} 1}$ available at the $X_{p}$ terminal. So, the new output can be taken across the terminals $Z_{p}$ and $X_{p}$, such that,

$$
\begin{equation*}
V_{Z p}-V_{X p}=V_{\text {out },}-V_{\text {in } 1}=k V_{\text {in } 1} V_{\text {in } 2} \tag{9}
\end{equation*}
$$

Alternatively, the same voltage is available across the terminals $X_{n}$ and $Z_{n}$. Figure 3(a) shows a more detailed structure of the first four-quadrant analog multiplier, with the output modified to its new form given in Equation (9).

## III.THESECONDFOUR-QUADRANTMULTIPLIER

Figure 3(b) shows the second four-quadrant multiplier. For this circuit, two DXCCIIs are employed to avail fully


Figure 3. (a) First DXCCII-based four-quadrant analog multiplier, (b) Second DXCCII-based four-quadrant analog multiplier.
balanced (differential) inputs and outputs, defined as
$V_{\text {out }, d}=V_{\text {out }}-V_{\text {out }}, \quad V_{\text {in } 1, d}=V_{\text {in } 1}-V_{\text {in } 1}, \quad V_{\text {in } 2, d}=V_{\text {in } 2}-V_{\text {in } 2}$,
where, $\mathrm{V}_{\text {in } 1}=-\mathrm{V}_{\text {in } 1}$,, $\mathrm{V}_{\text {in } 2}=-\mathrm{V}_{\text {in } 2}$ ' and $\mathrm{V}_{\text {out }}=-\mathrm{V}_{\text {out }}$, The gates of $\mathrm{M}_{1}$ and $\mathrm{M}_{1}$ ' are again receiving a positive DC component $\mathrm{V}_{\mathrm{C} 1}$, besides the signals $\mathrm{V}_{\mathrm{in} 2}$ and $\mathrm{V}_{\mathrm{in} 2} 2$. DC components of $\mathrm{V}_{\text {in } 1}$ and $\mathrm{V}_{\text {in } 1}$, are zero. So as to guarantee that $\mathrm{M}_{1}, \mathrm{M}_{1}{ }^{\prime}$ and $\mathrm{M}_{2}{ }^{\prime}$ are operating in triode region, the following conditions should be satisfied:

$$
\begin{gather*}
V_{\text {in2, min }}+V_{C 1}>V_{\text {inl } 1, \max }+V_{T n}  \tag{11}\\
V_{C 2}>V_{\text {out, } \max }+V_{T n} \tag{12}
\end{gather*}
$$

Once the conditions (11) and (12) are satisfied, analyses similar to those conducted for the first multiplier can be carried out to express each output voltage in terms of the input voltages:

$$
\begin{align*}
V_{\text {out }} & =R_{M 2} \beta_{1}\left[V_{\text {inl } 1}\left(V_{\text {in } 2}+V_{C l}-V_{T n}\right)-V_{\text {in } 1}\left(-V_{\text {in } 2}+V_{C l}-V_{T n}\right)\right] \\
& =R_{M 2} \beta_{1}\left[V_{\text {in } 1} V_{\text {in } 2}-V_{\text {in } 1}\left(-V_{\text {in2 }}\right)\right] \\
& =2 R_{M 2} \beta_{1} V_{\text {in1 } 1} V_{\text {in } 2} \tag{13}
\end{align*}
$$

Again, $\mathrm{R}_{\mathrm{M} 2}=\left[\beta_{2}\left(\mathrm{~V}_{\mathrm{C} 2}-\mathrm{V}_{\mathrm{Tn}}\right)\right]^{-1}$. Equation (13) was obtained by using $\beta_{1}=\beta_{1}$ ' since $M_{1}$ and $M_{1}$ ' are matched. Similarly,

$$
\begin{equation*}
V_{\text {out }},=-2 R_{M 2} \beta_{1} V_{\text {in } 1} V_{\text {in } 2} \tag{14}
\end{equation*}
$$

As can be noticed, the differential signals and the way of connection of the DXCCIIs helped to cancel the unwanted term, which was a problem in the first four-quadrant multiplier (the second term in Equation (6)). Although, the output can be taken single ended from either $\mathrm{V}_{\text {out }}$ or $\mathrm{V}_{\text {out }}$, taking the output differentially doubles the voltage swing and helps to improve the linearity further, since even-order non-linearities can be cancelled in this way:

$$
\begin{equation*}
V_{\text {out }, d}=V_{\text {out }}-V_{\text {out }},=4 R_{M 2} \beta_{1} V_{\text {in } 1} V_{\text {in } 2} \tag{15}
\end{equation*}
$$

Since $V_{\text {in } 1, \mathrm{~d}}=2 \mathrm{~V}_{\text {in } 1}$ and $\mathrm{V}_{\mathrm{in} 2, \mathrm{~d}}=2 \mathrm{~V}_{\text {in } 2}$, the differential output voltage can also be expressed in terms of the differential input voltages as

$$
\begin{equation*}
V_{\text {out }, d}=R_{M 2} \beta_{1} V_{\text {inl }, d} V_{\text {in2 }, d}=k V_{\text {inl }, d} V_{\text {in2,d }} \tag{15}
\end{equation*}
$$

where again, $k=R_{M 2} \beta_{1}$ is the scale factor.
In this second multiplier, it is no longer required to match $\mathrm{M}_{1}$ (and $\mathrm{M}_{1}{ }^{\prime}$ ) with $\mathrm{M}_{2}$ and/or set $\mathrm{V}_{\mathrm{C} 2}=\mathrm{V}_{\mathrm{C} 1}$. Therefore, the designer is free to size $M_{1}\left(M_{1}{ }^{\prime}\right)$ and $M_{2}$ during design, so as to set k to a predetermined value. Also, $\mathrm{V}_{\mathrm{C} 2}$ can be chosen equal to or different than $\mathrm{V}_{\mathrm{C} 1}$ during design. Furthermore, $\mathrm{V}_{\mathrm{C} 2}$ can be varied during operation to adjust the scale factor of the multiplier. Thus, the multiplier has an electronically tunable scale factor, which is an appreciated feature in analog signal processing.

## IV. SIMULATION RESULTS AND DISCUSSION

SPICE simulations were performed for both multipliers to reveal their functionality. PSpice9.0 was used with the BSIM3v3 model parameters of a $0.35 \mu \mathrm{~m} 5-\mathrm{V}$ n-well CMOS process. The CMOS implementation shown in Figure 4 was used as the DXCCII, with $\mathrm{V}_{\mathrm{DD}}=-\mathrm{V}_{\mathrm{SS}}=2.5 \mathrm{~V}$, whose operation principle, design considerations, device geometries and performance properties were supplied in [8]. Aspects for the triode MOSFETs were chosen as $(\mathrm{W} / \mathrm{L})_{1}=(\mathrm{W} / \mathrm{L})_{2}=1 \mu \mathrm{~m} / 2.5 \mu \mathrm{~m}$ in the first multiplier and $(\mathrm{W} / \mathrm{L})_{1}=(\mathrm{W} / \mathrm{L})_{1}{ }^{\prime}=1 \mu \mathrm{~m} / 3 \mu \mathrm{~m}, \quad(\mathrm{~W} / \mathrm{L})_{2}=1 \mu \mathrm{~m} / 1 \mu \mathrm{~m}$ in the second multiplier.


Figure 4. A CMOS implementation of DXCCII.
Figure 5 gives the DC curves for the first four-quadrant multiplier of Figure 3(a). In Figure 5(a), $\mathrm{V}_{\text {out }}-\mathrm{V}_{\text {in } 1}$ and $\partial \mathrm{V}_{\text {out }} / \partial \mathrm{V}_{\text {in } 1}-\mathrm{V}_{\text {in } 1}$ curve families are supplied, for which $\mathrm{V}_{\mathrm{in} 2}$ was swept from -0.5 V to 0.5 V by 0.25 V steps. The control voltages for both triode MOSFETs were $\mathrm{V}_{\mathrm{C} 1}=\mathrm{V}_{\mathrm{C} 2}=\mathrm{V}_{\mathrm{C}}=2 \mathrm{~V}$. Besides the $\mathrm{V}_{\text {out }}-\mathrm{V}_{\text {in } 1}$ curve family, the $\partial \mathrm{V}_{\text {out }} / \partial \mathrm{V}_{\text {in } 1}-\mathrm{V}_{\text {in } 1}$ curve family which shows the derivative of $\mathrm{V}_{\text {out }}$ with respect to $\mathrm{V}_{\text {in }}$, supplies a neat idea about the linearity of the multiplier. The more $\partial \mathrm{V}_{\text {out }} / \partial \mathrm{V}_{\text {in } 1}$ remains constant (for a constant $\mathrm{V}_{\mathrm{in} 2}$ ) as $\mathrm{V}_{\mathrm{in} 1}$ is changed, the more linear the multiplier is. Similarly, Figure 5(b) shows $\mathrm{V}_{\text {out }}{ }^{-}$ $\mathrm{V}_{\text {in2 }}$ and $\partial \mathrm{V}_{\text {out }} / \partial \mathrm{V}_{\text {in2 }}-\mathrm{V}_{\text {in2 }}$ curve families, which are obtained by changing $\mathrm{V}_{\text {in } 1}$ from -0.5 V to 0.5 V by 0.25 V steps.

Figure 6(a) shows $\mathrm{V}_{\text {out, } \mathrm{d}}-\mathrm{V}_{\text {in } 1, \mathrm{~d}}$ and $\partial \mathrm{V}_{\text {out, } \mathrm{d}} / \partial \mathrm{V}_{\text {in } 1, \mathrm{~d}}-\mathrm{V}_{\text {in } 1, \mathrm{~d}}$ curve families of the second analog multiplier of Figure $3(\mathrm{~b})$, which are obtained by changing $\mathrm{V}_{\mathrm{in} 2, \mathrm{~d}}$ from -1.5 V to

a
Figure 5 (a) $\mathrm{V}_{\text {out }}-\mathrm{V}_{\text {in1 }}$ and $\partial \mathrm{V}_{\text {out }} / \partial \mathrm{V}_{\text {in } 1}-\mathrm{V}_{\text {in } 1}$ curve families, (b) $\mathrm{V}_{\text {out }}-\mathrm{V}_{\text {in } 2}$ and $\partial \mathrm{V}_{\text {out }} / \partial \mathrm{V}_{\text {in } 2}-\mathrm{V}_{\text {in } 2}$ curve families for the first analog multiplier of Figure 3(a).



a
b

Figure 6 (a) $\mathrm{V}_{\text {out, } \mathrm{d}}-\mathrm{V}_{\text {in } 1, \mathrm{~d}}$ and $\partial \mathrm{V}_{\text {out }, \mathrm{d}} / \partial \mathrm{V}_{\text {in1 } 1, \mathrm{~d}}-\mathrm{V}_{\text {in1,d }}$ curve families, (b) $\mathrm{V}_{\text {out, } \mathrm{d}}-\mathrm{V}_{\text {in2,d }}$ and $\partial \mathrm{V}_{\text {out }, \mathrm{d}} / \partial \mathrm{V}_{\text {in2,d }}-\mathrm{V}_{\text {in2,d }}$ curve families for the second analog multiplier of Figure 3(b).
1.5 V by 0.5 V steps (i.e, $\mathrm{V}_{\mathrm{in} 2}$ was swept from -0.75 V to 0.75 V by 0.25 V steps). The control voltages for all three triode MOSFETs were $\mathrm{V}_{\mathrm{C} 1}=\mathrm{V}_{\mathrm{C} 2}=1.75 \mathrm{~V}$. For the same multiplier, $\mathrm{V}_{\text {out } \mathrm{d}}-\mathrm{V}_{\text {in2,d }}$ and $\partial \mathrm{V}_{\text {out, } \mathrm{d}} / \partial \mathrm{V}_{\text {in2, }}-\mathrm{V}_{\text {in2,d }}$ curve families are supplied in Figure 6(b), for which $V_{\text {in1,d }}$ was swept from -1.5 V to 1.5 V by 0.5 V steps.

The first multiplier has a narrower input range than that of the second multiplier. This is because the second multiplier operates with differential voltages. Also, the asymmetrical structure of the first realization is another reason for the limited input range. A limitation in one direction is not compensated for by a copy of the circuit which is receiving the complementary value of the input. However, the second circuit makes use of this facility. The asymmetry of the first circuit can also be observed
from its curve families in Figure 5. Nevertheless, it uses a single DXCCII, which is its significant advantage over the second multiplier employing two DXCCIIs.

Besides the input range width and symmetry advantages, the second multiplier supplies another flexibility, which is the tunability feature. As revealed theoretically above, the control voltage $\mathrm{V}_{\mathrm{C} 2}$ of $\mathrm{M}_{2}$ can be tuned to electronically adjust the scale factor $k$. This feature of the second multiplier is illustrated in Figure 7 which shows $\mathrm{V}_{\text {out,d }}{ }^{-}$ $\mathrm{V}_{\text {in } 1, \mathrm{~d}}$ curve families for two different $\mathrm{V}_{\mathrm{C} 2}$ values. Figure 7 (a) and 7 (b) shows the curve families for $\mathrm{V}_{\mathrm{C} 2}=1.75 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{C} 2}=2.25 \mathrm{~V}$, respectively, while $\mathrm{V}_{\mathrm{C} 1}=1.75 \mathrm{~V}$.


Figure 7 Tunability of the scale factor of the second multiplier: $\mathrm{V}_{\text {out, } \mathrm{d}}-\mathrm{V}_{\text {in } 1, \mathrm{~d}}$ curve family for (a) $\mathrm{V}_{\mathrm{C} 2}=1.75 \mathrm{~V}$, (b) $\mathrm{V}_{\mathrm{C} 2}=2.25 \mathrm{~V}$.

It is worth mentioning an additional detail: With a triode MOSFET load (i.e. $\mathrm{M}_{2}$ ), both multipliers operate more linearly than the case when $\mathrm{M}_{2}$ is replaced by a linear resistor with an equivalent resistance value. This is because the nonlinearities of $M_{2}$ and $M_{1}\left(M_{1}{ }^{\prime}\right)$ further eliminate each other with the help of the way of connections of their terminals.

SPICE .AC analyses have shown that both multipliers are capable of operating within acceptable limits roughly up to 100 MHz of input signal frequency (for both inputs). However, this result is valid only for very small signal amplitudes. For large signals, it is very likely that the operation will be degraded by static and dynamic nonlinearities (e.g. MOSFET and junction capacitance nonlinearities).

Frequency doubling was taken as a large signal application to reveal the large signal and high frequency performance of the proposed multipliers. The two inputs of the multipliers were driven by the same signal source with an amplitude of 0.5 V . In this case, the output voltage is expected to possess a single frequency component twice as much the input signal frequency.

The first multiplier was able to obtain the doubled frequency at the output but an imbalance was observed on the output signal, as shown in Figure 8(a), which is because of the additional frequency components at the output. This result is partly due to the different delays from two inputs to the output. Actually, the dominant


Figure 8 Frequency doubler application with (a) the first multiplier $\left(\mathrm{V}_{\mathrm{C} 1}=\mathrm{V}_{\mathrm{C} 2}=1.75 \mathrm{~V}\right.$, amplitudes: $\mathrm{V}_{\mathrm{in} 1}=\mathrm{V}_{\mathrm{in} 2}=0.5 \mathrm{~V}$ @ $\mathrm{f}=250 \mathrm{kHz}$,), (b) the second multiplier (amplitudes: $\left.\mathrm{V}_{\mathrm{in} 1, \mathrm{~d}}=\mathrm{V}_{\mathrm{in} 2, \mathrm{~d}}=0.5 \mathrm{~V} @ \mathrm{f}=25 \mathrm{MHz}, \mathrm{V}_{\mathrm{C} 1}=1.75 \mathrm{~V}, \mathrm{~V}_{\mathrm{C} 2}=1 \mathrm{~V}\right)$.
reason is the significantly different two delays from the inputs to the terminals $X_{p}$ and from the inputs to the terminal $Z_{p}$, caused by the assymetrical structure and the way of retrieving the output voltage. That is to say, taking the output voltage across the terminals $X_{p}$ and $Z_{p}$ degrades the large signal behavior significantly as input signal frequency is increased. For input signal frequencies above rougly 250 kHz , the "imbalance" of the output signal was observed to increase further, as can be observed from Figure 8(a), which shows the behavior of the frequency doubler built with the first multiplier, for an input signal frequency of $\mathrm{f}=250 \mathrm{kHz}$. The main component of the output signal is observed as 500 kHz .

The second multiplier, with its fully balanced structure, does not possess the disadvantages of the first multiplier mentioned above. Therefore, the large signal behavior is much better, even for much higher frequencies. Figure 8 (b) shows the inputs ( $\mathrm{f}=25 \mathrm{MHz}$ ) and output for the frequency doubler which utilizes the second multiplier, with $\mathrm{V}_{\mathrm{C} 1}=1.75 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{C} 2}=1 \mathrm{~V}$. As can be observed from the figure, the output signal possesses a 50 MHz component, which is apparently very dominant.

## V. CONCLUSION

The two multipliers proposed in this work have different properties. The first multiplier has the advantage of employing a single DXCCII, which helps to keep the consumed power and occupied chip area smaller (almost half) with respect to the second multiplier. However, its large signal and high frequency behavior is apparently worse, mainly due to its asymmetrical structure. The second multiplier uses two DXCCIIs, but it has a fully balanced structure which enhances its linearity, input and output voltage swings and large signal high frequency behavior. So, the first multiplier is suitable for applications where power and/or area consumption is the main concern but a high-frequency operation is not demanded. In higher frequency large-signal applications, the second multiplier is much more suitable, but with increased area and power consumption. Tunability of the second multiplier is an advantageous feature, which brings flexibility to both design and operation.

## REFERENCES

1. S. Franco, Design with Operational Amplifiers and Analog Integrated Circuits, Mc Graw-Hill, third edition, pp.615-620, 2001.
2. B. Gilbert, A Precise Four-Quadrant Multiplier with Subnanosecond Response, IEEE J. Solid-State Circuits, Vol. SC-3, No. 4, pp. 365-373, 1968.
3. J.N. Babanezhad and G. C. Temes, A 20-V FourQuadrant CMOS Analog Multiplier, IEEE J. SolidState Circuits, Vol. SC-20, No. 6, pp. 1158-1168, 1985.
4. J.S. Pena-Finol and J.A. Connelly, A MOS FourQuadrant Analog Multiplier Using the QuarterSquare Technique, IEEE J. Solid-State Circuits, Vol. SC-22, No. 6, pp. 1064-1073, 1987.
5. Z. Wang, A CMOS Four-Quadrant Analog Multiplier with Single-Ended Voltage Output and Improved Temperature Performance, IEEE J. SolidState Circuits, Vol. SC-26, No. 9, pp. 1293-1301, 1991.
6. Y.K. Seng and S.S. Rofail, Design and Analysis of a $\pm 1 \mathrm{~V}$ CMOS Four-Quadrant Analogue Multiplier, IEE Proc. Circuits Devices Syst., Vol. 145, No. 3, pp. 148-154, 1998.
7. H. F. Hamed, F.A. Farg and M.S.A. El-Hakeem, A New Wideband BiCMOS Four-Quadrant Analog Multiplier, Proc. Int. Symposium Circuits and Systems (ISCAS'2002), Vol. 1 pp. 729-732, 2002.
8. A. Zeki and A. Toker, The Dual-X Current Conveyor(DXCCII): A New Active Device for Tunable Continuous-Time Filters, Int. J. Electronics, Vol. 69, No. 12, pp. 913-923, 2002.
9. A. Zeki and A. Toker, DXCCII-based Tunable Gyrator, , Int. J. Electronics and Communications (AEÜ), Vol. 59, No. 1, pp. 59-62, 2005.
