SIMPLE AND ACCURATE NON-LINEAR MACROMODEL FOR FOUR TERMINAL FLOATING NULLOR (FTFN)

Uğur Çam¹
Hakan Kuntman²

¹Sakarya University, Department of Elec.
and Electr. Eng., Eng. Faculty, 54040 Esentepe, Adapazarı, Turkey
e-mail: cam@esentepe.sau.edu.tr

²Istanbul Technical University,
Dept. of Electr. and Communication Eng.,
Faculty of Elec. and Electr. Eng., 80626 Maslak, Istanbul, Turkey
e-mail: kuntman@ehb. itu.edu.tr

ABSTRACT
This paper presents a simple and accurate non-linear four terminal floating nullor (FTFN) macromodel. The FTFN characteristics are simulated by using new macromodel and compared with the simulation results obtained by SPICE device models. The results show that the proposed FTFN macromodel represents the CMOS FTFN approximately with the same accuracy of semiconductor SPICE device models but with a significantly reduced computer time.

1. INTRODUCTION
Integrated circuit simulators have proven to be useful tool for IC design engineers. Since any analysis is only as accurate as the model used, modelling of semiconductor devices and IC building blocks is an important factor in circuit simulation. With the increasing popularity of VLSI systems, the demand for simplified but still accurate models which handle analogue subsystems is continuously growing. Analogue IC designer ask for models that allow to combine as much accuracy as possible with a maximum simulation speedup. Resorting to macromodels instead of device model is a widely used strategy which allows the designer to reduce the high computation time required when simulating complex systems. A good macromodel must fulfil two basic requirements: namely, it must be as simple as possible and at the same time simulate circuits with maximum possible accuracy [1-3]. On the other hand, the four terminal floating nullor (FTFN) has been also receiving considerable attention recently as it has been shown that an FTFN is the very flexible and versatile building block in active network synthesis. This leads to growing attention in design of amplifiers, gyrators, inductance simulators, oscillators and filters which use FTFN as an active element [4-11]. Up to now, several op-amp, OTA and CCII macromodels have been proposed [1-3]. However, there is no any macromodel in the literature to represent FTFN non-idealities and to provide the advantages explained above using the macromodels. The purpose of the study is to introduce a simple and accurate non-linear FTFN macromodel which is suitable for simulation of FTFN-based analogue signal processing circuits.

2. THE FOUR TERMINAL FLOATING NULLOR
The circuit symbol of the FTFN is shown in Figure 1. Circuit example for CMOS realisation of the FTFN is illustrated in Figure 2 [12]. The behaviour of the ideal FTFN is characterised by the following port relations;

\[ V_x = V_y \]
\[ I_x = I_y = 0 \] (1)
\[ I_o = I_w \]

Taking into consideration the FTFN non-idealities the port relations in equation (1) can be expressed as follows;

\[ V_x = \beta V_y \] (2)
\[ I_x = \alpha I_w \]

where \( \beta = 1 - \varepsilon_v \), and \( \varepsilon_v \) denotes voltage tracking error and \( \alpha = 1 - \varepsilon_i \), \( \varepsilon_i \) denotes current tracking error of the FTFN. The FTFN is ideally a transconductance amplifier featuring infinite gain and two output currents. The basic equation describing its operation is \( I_o = I_w = G_m (V_x - V_y) \). For a finite open loop transconductance gain \( G_m \), the difference between two differential voltages increases as \( G_m \) decreases.
3. MACROMODEL DEVELOPMENT

The proposed macromodel for the FTFN structure is shown in Figure 3. With the suitable choice of parameters and elements, the configuration models the circuit behaviour for non-linear DC, AC and large signal transient responses accurately. The proposed macromodel is subdivided into three stages, namely the input stage, the inter-stage and the output stage.

![Figure 1: Circuit symbol of the FTFN](image1)

![Figure 3: The proposed FTFN macromodel](image3)

Table 1: Model parameters of derived FTFN macromodel

| Parameter | Value | Parameter | Value | Parameter | Value
|-----------|-------|-----------|-------|-----------|-------|
| $V_{in}$  | 1mV   | $\beta$  | 1     | $R_{i}$  | 1K$\Omega$
| $V_{in}$  | 1mV   | $R_1$    | 1$\Omega$ | $R_2$    | 1K$\Omega$
| $V_{in}$  | 5.6V  | $C_1$    | 100pF | $R_3$    | 1K$\Omega$
| $V_{in}$  | 5.6V  | $R_{in}$ | $10^{12}\Omega$ | $R_4$    | 1K$\Omega$
| $V_{in}$  | 5.6V  | $C_2$    | 1pF   | $R_{in}$ | 1A/V
| $V_{in}$  | 5.6V  | $R_x$    | $10^{12}\Omega$ | $R_{in}$ | 180 mAV/V
| $V_{in}$  | 1.2V  | $C_3$    | 1pF   | $R_{in}$ | 18K$\Omega$
| $V_{in}$  | 1.2V  | $R_4$    | $10^{12}\Omega$ | $R_{in}$ | 2K$\Omega$
| $V_{in}$  | 1.2V  | $C_4$    | 1pF   | $R_{in}$ | 18K$\Omega$
| $V_{in}$  | 1.6V  | $C_{oz}$ | 0.1pF | $R_{in}$ | 2K$\Omega$
| $V_{in}$  | 1     | $C_{ov}$ | 0.1pF | $R_{in}$ | 2K$\Omega$

---

74
The input stage produces the necessary linear and non-linear differential mode input characteristics and consist of capacitors \( C_x, C_y, C_d \), resistors \( R_x, R_y, R_d \), independent voltage source \( V_{ao}, V_{by} \) and voltage-controlled voltage sources \( V_x, V_y \). The voltage source \( V_{so} \) is introduced for modeling of input voltage offset voltage. \( \beta \) represents voltage tracking error of the FTFN. \( C_x, C_y, C_d \) and \( R_x, R_y, R_d \) represent input capacitances and resistances of FTFN respectively. Since the input resistance of the FTFN can be assumed practically infinite, \( R_x, R_y \) and \( R_d \) are fixed to 10^12 to prevent numerical problem in simulation. The inter-stage contains a unity gain connection and introduced for high frequency dominant pole. To introduce this pole into the frequency response the resistance \( R_1 \) is chosen as \( 1/\beta \). The output stage consist of two current controlled current sources, output capacitances and output resistances. The ratio of transconductance of current controlled current source represents current tracking error of the FTFN as \( \alpha \). The non-linearity of the FTFN caused by voltage and current limiting at the terminal \( z \) and \( w \) modelled by introducing additional elements. The voltage swings at \( z \) and \( w \) terminal are limited by voltage source-resistor-diode combinations \( V_{C1}, D_x, R_{C1} \) - \( V_{R1}, D_x, R_{R1} \) and \( V_{C2}, D_y, R_{C2} \) - \( V_{R2}, D_y, R_{R2} \). To represent current limiting voltage dependent voltage source-diode-voltage source combinations \( V_{V1}, V_{R1}, V_{S1}, D_{1}, D_{2} \) and \( V_{W1}, V_{S2}, D_{1}, D_{2} \) are incorporated to the circuit. The resistors \( R_{C1}, R_{R1}, R_{C2} \) and \( R_{R2} \) are introduced resistive elements to the circuit model which adjust the slope of the DC voltage transfer characteristic \( V_z=V_{z}(V_{W1}), V_y=V_{y}(V_{W1}) \) at the boundaries of the linear operation region by using piecewise linear approximation as used before in OTA and CCII models in reference [2-3]. Model parameters of derived FTFN macromodel are given in Table 1.

4. COMPARISON WITH SEMICONDUCTOR DEVICE MODELS

The accuracy of the FTFN macromodel is demonstrated by comparing the simulated FTFN characteristics with simulation result obtained from semiconductor device model. The CMOS FTFN shown in Figure 2 was chosen for demonstration[12]. The macromodel parameters of the derived macromodel were determined from SPICE simulations using device models and given in Table 1. The supply voltages were taken as \( V_{DD}=5V, V_{SS}=-5V \). MOS transistor aspect ratio is given in Table 2. Device model parameters used for SPICE simulations are taken from TUBITAK YITAL 3µm CMOS process.

To demonstrate the accurate representation of non-linear behaviour of the CMOS FTFN, the voltage and current DC transfer characteristics obtained SPICE simulation using device models and newly introduced macromodel are illustrated in Figure 4. The frequency responses of the FTFN versus voltage-gain and transconductance are shown in Figure 5. It can be easily observed from Figures 4-5 that non-linear DC transfer characteristics and the frequency responses obtained from SPICE simulation by using device models and newly introduced FTFN macromodel are in good agreement with each other.

![Figure 2: Circuit schematic of the CMOS FTFN](image-url)

![Figure 4: Simulated plots of DC current curves](image-url)
from the Table 3 that the computer time needed for SPICE simulation was reduced considerably by the use of proposed macromodel.

Table 2: Dimensions of MOS devices for proposed circuits

<table>
<thead>
<tr>
<th>Transistor</th>
<th>W(μm)</th>
<th>L(μm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1</td>
<td>24</td>
<td>3</td>
</tr>
<tr>
<td>M2</td>
<td>24</td>
<td>3</td>
</tr>
<tr>
<td>M3</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>M4</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>M5</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>M6</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>M7</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>M8</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>M9</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>M10</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>M11</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>M12</td>
<td>300</td>
<td>3</td>
</tr>
<tr>
<td>M13</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>M14</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>M15</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>M16</td>
<td>100</td>
<td>3</td>
</tr>
<tr>
<td>M17</td>
<td>300</td>
<td>3</td>
</tr>
</tbody>
</table>

Table 3: Computer times in seconds needed for SPICE simulations

<table>
<thead>
<tr>
<th>Analysis type</th>
<th>AC</th>
<th>Transient</th>
</tr>
</thead>
<tbody>
<tr>
<td>Macromodel</td>
<td>6.54</td>
<td>11.03</td>
</tr>
<tr>
<td>Device model</td>
<td>12.35</td>
<td>29.11</td>
</tr>
</tbody>
</table>

Figure 5: a) simulated plots of voltage gain b) simulated plots of transconductance, versus frequency

To compare the accuracy of the SPICE simulations with the macromodel and the device model, an example of a second-order current-mode band-pass active filter topology was chosen. The complete filter circuit is shown in Figure 6. Passive components were chosen as $C_1=C_2=0.5\text{ nF}$, $R_1=3\text{ KΩ}$, $R_2=1\text{ KΩ}$ which result in $104\text{ kHz}$ center frequency. SPICE simulations for AC and transient analysis were performed using device models and macromodels. Simulations to obtain the frequency and transient responses of the current-mode band-pass filter were performed by using both corresponding macromodel and the CMOS FTFN on a Pentium-II Celeron 300A computer, and resulting computer times are given in Table 3. The frequency response of the filter obtained from SPICE simulations with device model and macromodel is shown in Figure 7. It is obvious...
5. CONCLUSIONS
A simple and accurate non-linear macromodel is proposed in this paper. The derived macromodel is especially suitable for SPICE simulation of FTFN-based analogue signal processing circuit. The FTFN characteristics are simulated by using new macromodel and compared with the simulation results obtained by SPICE device models. The results show that the proposed FTFN macromodel represents the FTFN approximately with the same accuracy of semiconductor SPICE device models but with a significantly reduced approximately 50% computer time.

REFERENCES