# An Attempt to Improve Output Voltage Quality of Developed Multi-Level Inverter Topology by Increasing the Number of Levels 

Seyyed Hossein Hosseini \& Kazem Varesi \& Jaber Fallah Ardashir \& Amin Ashraf Gandomi \& Saeid Saeidabadi

Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, Iran<br>hosseini@tabrizu.ac.ir, k.varesi@tabrizu.ac.ir , i.fallah@tabrizu.ac.ir, aashrafg@gmail.com, saeidsaeidabadi@gmail.com


#### Abstract

In this paper, an improved Cascaded Multi-Level Inverter (CMLI) topology which can be "symmetric" or "asymmetric" is proposed. The improved topology can produce higher number of levels using lower number of components. Higher number of levels leads to generation of a high quality with low Total Harmonic Distortion (THD) output voltage waveform. To increase number of voltage levels, two algorithms are proposed for determination of magnitude of dc voltage sources, which are investigated and the most effective one is introduced. To verify operation of proposed topology, it is modeled and simulated in PSCAD/EMTDC software. Proper performance of proposed topology is confirmed by obtained simulation results.


Keywords-cascaded multi-level inverter; symmetric and asymmetric topology; number of level; number of component

## 1. Introduction

In recent years, brilliant properties of Multi-Level Inverters (MLIs) such as; capability of operation in high power and medium voltage, low voltage stress on switches, generating a nearly sinusoidal voltage waveform with high power quality and low THD, have introduced them as good alternative for conventional two (three) level inverters, in industrial applications [1-4]. The operation of MLIs is based on the synthesizing of several small dc voltage sources to achieve a staircase voltage waveform. In general, the MLIs can be classified into three main categories: Diode-Clamped Multi-Level Inverters (DCMLIs), Flaying Capacitor Multi-Level Inverters (FCMLIs) and Cascaded Multi-Level Inverters (CMLIs) [5-8]. In DCMLIs, the output voltage wave form is achieved by summing up the voltage of series connected capacitors. Higher number of needed capacitors and diodes, for generating of higher number of output voltage levels, is the main disadvantage of this family. FCMLIs have a nearly same operational concept with DCMLIs. The combination of voltage of flying capacitors, form the output voltage waveform. Again, higher number of required flying capacitors to produce higher number of levels, is the main drawback of FCMLIs. The CMLIs are considered to have simplest structure and operation concept, among above mentioned MLIs. In this family, the output voltage is obtained by combination of output of several cascaded basic units. Simple structure and simple control strategy are the main benefits of CMLIs. On the other hand, large number of switches, gate driver circuits and dc sources, are the
main disadvantages of the CMLIs, which leads to a bulky and costly topology. So, there is need to proposed new topologies that use minimum number of components. In [9] a new CMLI based on transformer is presented, which uses minimum number of switches and gate driver circuits. On the other hand, due to the application of transformer, the topology is bulky and heavy. Cascaded H-Bridge (CHB) based MLI, with several algorithms for deciding about the magnitude of dc sources, is presented in [10-12]. A 7-level CMLI has been presented In [13]. In this paper, we have developed the 7-level topology presented in [13] and proposed a general multi-level inverter topology. In the proposed topology, number of levels have been greatly increased. For example, by adding only two switches to the presented 7-level inverter, the number of levels are doubled plus one. In the following, the proposed topology is introduced. Symmetric and asymmetric version of proposed topology is investigated. Comparison comes in the third section. Section four contains simulation results. Finally the conclusion comes at the fifth section.

## 2. Proposed Topology

The basic form of proposed Cascaded Multilevel Inverter (CMLI) is illustrated in Fig. 1a. The basic topology is comprised of two de sources and 6 unidirectional and one bidirectional switches. Unidirectional Switches are composed of one IGBT and one antiparallel diode, while bidirectional ones include two IGBTs and two diodes. It must be noted that 4 of these switches belong to the applied H -bridge for producing negative voltage levels. If the magnitude of dc sources are considered to be the same, the proposed basic topology will be symmetric, else it will be asymmetric. The proposed symmetric basic topology can produce 5 output voltage levels, but this amount can be increased for asymmetric topologies. Maximum number of levels that this basic topology can produce is 7, for example, if the magnitude of $V_{1}$ and $V_{2}$ dc sources are considered to be 10 V and 20 V , respectively, the topology can produce 7 levels.


Fig. 1. (a) Proposed basic topologies with two dc sorces; (b) Proposed topology with three dc sources

If the basic topology is extended, a new topology is proposed (Fig. $1 \mathrm{~b})$ which is composed of three dc sources and 8 unidirectional and 2 bidirectional switches. This new topology in its symmetric form, can generate 7 output voltage levels. As mentioned before, number of levels can be increased for asymmetric versions, for instance, for $V_{1}=10 \mathrm{~V}, V_{2}=20 \mathrm{~V}$ and $V_{3}=40 \mathrm{~V}, 15$ output levels can be achieved

Switching pattern of proposed topology for this condition is illustrated in Table I.

TABLE I. SWITCHING PATTERN OF PROPOSED 15 LEVEL INVERTER

| No. | $S_{1}$ | $S_{2}$ | $S_{3}$ | $S_{4}$ | $S_{5}$ | $S_{6}$ | $T_{1}$ | $T_{2}$ | $T_{3}$ | $T_{4}$ | $V_{o}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 3 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 10 |
| 4 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 20 |
| 5 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 30 |
| 6 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 40 |
| 7 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 50 |
| 8 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 60 |
| 9 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 70 |
| 10 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | -10 |
| 11 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | -20 |
| 12 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | -30 |
| 13 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | -40 |
| 14 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | -50 |
| 15 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | -60 |
| 16 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | -70 |

It must be noted that 1 and 0 represents the on and off states of the switch. If we keep on extending the proposed basic topology, the new general topology can be proposed for the CMLIs which is depicted in Fig. 2.


The general topology include $n$ dc sources and $3 n+1$ switches. Depended on the values of dc sources, the proposed general topology can be symmetric or asymmetric. In the following, the symmetric and asymmetric versions of proposed general topology are investigated.

### 2.1. Proposed Symmetric General Topology

In symmetric topology it is assumed that magnitude of all dc sources are the same and equal to $V_{d c}$. If $n$ dc sources are used, the proposed symmetric topology is be able to produce $2 n+1$ voltage levels at the output.

$$
\begin{gather*}
N_{\text {level }}=2 n+1  \tag{1}\\
N_{\text {Source }}=n  \tag{2}\\
N_{\text {Switch }}=3 n+1 \tag{3}
\end{gather*}
$$

Since all dc sources have the same values, the variety number of dc sources is equal to one, which reduces the total cost of inverter.

$$
\begin{equation*}
N_{\text {Variety }}=1 \tag{4}
\end{equation*}
$$

To calculate standing voltage of the proposed topology, it is enough to sum up standing voltages of all switches. Maximum amount of voltage that $S_{i}, \quad(i=1,2, \cdots, 3 n-2)$ and $T_{j}, \quad(j=1,2,3,4)$ switches should withstand are $V_{d c}$ and $n V_{d c}$, respectively. So we have:

$$
\begin{equation*}
V_{\text {standing }}=(7 n-3) V_{d c} \tag{5}
\end{equation*}
$$

### 2.2. Proposed Asymmetric General Topology

To increase number of generated voltage levels and improve the quality of produced voltage waveform, asymmetric topologies are preferred to symmetric ones. In the proposed asymmetric topology, two algorithms are proposed for determination of magnitude of dc sources, which are described in the following:

## 1) First algorithm

In this algorithm it is assumed that the magnitude of first dc source is $V_{d c}$ and the remaining ones have the magnitude of $\left(V_{1}=V_{d c}, V_{i}=2 V_{d c}\right.$ for $\left.i=2,3, \cdots, n\right)$. This algorithm enables the topology to produce $4 n-1$ voltage levels at the output. It must be noted that all the odd and even voltage levels can be produced by this algorithm ( $n$ represents the number of dc sources.).

$$
\begin{gather*}
N_{\text {level }}=4 n-1  \tag{6}\\
N_{\text {Source }}=n  \tag{7}\\
N_{\text {Variety }}=2  \tag{8}\\
V_{\text {standing }}=(14 n-11) V_{d c} \tag{9}
\end{gather*}
$$

## 2) Second algorithm

In second algorithm, the relationship between magnitudes of dc sources is assumed to be as follows:

$$
\begin{equation*}
V_{i}=2^{(i-1)} V_{d c} \quad \text { for } \quad i=1,2, \cdots, n \tag{10}
\end{equation*}
$$

If this algorithm is applied for deciding about the values of dc sources, the topology will be capable of producing $2^{(n+1)}-1$ (odd and even) voltage levels at the output.

$$
\begin{gather*}
N_{\text {level }}=2^{(n+1)}-1  \tag{11}\\
N_{\text {Source }}=n  \tag{12}\\
N_{\text {Variety }}=n  \tag{13}\\
V_{\text {standing }}=\left[(12) 2^{(n-1)}-9\right] V_{d c} \tag{14}
\end{gather*}
$$

## 3. Comparison

To investigate benefits and drawbacks of the proposed inverter, it should be compared with previously presented CMLI topologies. The proposed topology is compared with symmetric and asymmetric Cascaded H-Bridge (CHB) topology, presented in [10-12]. In this paper the symmetric CHB topology is referred to as $R_{1}$. The asymmetric CHB topology, in which the magnitude of dc sources are decided based on binary order $\left(V_{i}=2^{(i-1)} V_{d c}\right.$ for $\left.i=1,2, \cdots, n\right)$ is indicated by $R_{2}$. Also the topology presented in [13] which is a 7 level inverter has been selected for comparison that is shown by $R_{3}$. To make a better comparison, $R_{3}$ has been extended to be a Multi-

Level Inverter (like Fig. 3b), in which the value of dc sources are determined based on a geometric progression by a factor of two $\left(V_{i}=2^{(i-1)} V_{d c}\right.$ for $\left.i=1,2, \cdots, n\right)$. Also the proposed symmetric topology is displayed by $P_{1}$, the proposed asymmetric topology applying first and second algorithms for deciding about the magnitude of dc sources are shown by $P_{2}$ and $P_{3}$, respectively.

(a)

(b)

Fig. 3. Topologies selected for comparison

Four important factors have been selected for comparison; number of generated levels, number of switches, number of dc sources and maximum output voltage. The standing voltage on the switches is not considered in this study. Brief description of selected topologies for comparison, is shown in Table II.

TABLE II. Description of Selected Topologies For Comparison

| Topology | Number of <br> sources | Number of <br> switches | Number of <br> Levels | Maximum <br> output voltage |
| :---: | :---: | :---: | :---: | :---: |
| $P_{1}$ | $n$ | $3 n+1$ | $2 n+1$ | $n V_{d c}$ |
| $P_{2}$ | $n$ | $3 n+1$ | $4 n-1$ | $(2 n-1) V_{d c}$ |
| $P_{3}$ | $n$ | $3 n+1$ | $2^{n+1}-1$ | $\left(2^{n}-1\right) V_{d c}$ |
| $R_{1}$ | $n$ | $4 n$ | $2 n+1$ | $n V_{d c}$ |
| $R_{2}$ | $n$ | $4 n$ | $2^{n+1}-1$ | $\left(2^{n}-1\right) V_{d c}$ |
| $R_{3}$ | $n$ | $2 n+2$ | $2 n+1$ | $\left(2^{n}-1\right) V_{d c}$ |

Fig. 4 shows the relationship between number of levels and number of switches.


Fig. 4. Number of levels vs. number of switches

According to Fig. 4, the proposed $P_{3}$ topology generates higher number of levels for a given number of switches, compared with other topologies. Due to the higher number of produced levels, the quality of output voltage waveform is high and the Total Harmonic Distortion (THD) is small. From other point of view, it is seen that the proposed $P_{3}$ topology uses minimum number of switches for producing a specified number of voltage levels, which leads to a reduction in size, losses and cost of inverter. Relationship between number of levels and number of dc sources is illustrated in Fig. 5 for different topologies.


Fig. 5. Number of levels vs. number of sources

Fig. 5 shows that for a given number of dc sources, the proposed $P_{3}$ and $R_{2}$ topologies produce higher number of levels in comparison with other topologies. Also it can be concluded that for generating a given number of levels at the output, the proposed $P_{3}$ topology uses minimum number of dc sources. This fact reduces the size and cost of inverter.


Fig. 6. Normalized maximum output voltage vs. number of switches
The relationship between maximum output voltage and number of switches and dc sources are displayed in Fig. 6 and 7. It can be seen from Fig. 6 that the $R_{3}$ topology can produce higher values of maximum output voltage for a given number of switches in
comparison with other topologies. From this point of view, the proposed $P_{3}$ topology is in second place. According to Fig. 7, the proposed $P_{3}$ topology besides $R_{2}$ and $R_{3}$ topologies, apply minimum number of dc sources to produce a defined value of maximum output voltage. Using minimum number of dc sources decreases the size and cost of inverter.


Fig. 7. Normalized maximum output voltage vs. number of sources

Comparison results introduces the proposed $P_{3}$ topology as the most efficient one among selected topologies, since it uses minimum number of switches and dc sources for producing a defined number of output voltage levels, in comparison with other selected topologies. This property reduces the inverter total losses, size and cost. On the other hand, the $P_{3}$ topology can produce maximum number of voltage levels by means of a given number of switches and dc sources, compares with other topologies. So, the output voltage waveform has high quality and low THD. Also, this topology can generate maximum value of maximum output voltage, by using a specified number of dc sources, which is very suitable for high power applications. It is worthy to note that, in asymmetric topologies, there is always an increase in inverter cost due to the high variety number of dc sources. The more the variety number of dc sources, the high the cost increment of the inverter. Low variety number of dc sources and low voltage stress on the switches, beside the simple the structure, are the main advantages of symmetric topologies.

## 4. Simulation and Experimental Results

In this section, the proposed topology with two and three dc sources are selected to be modeled and simulated in PSCAD/EMTDC software, to verify performance of proposed topology. Experimental results of proposed topology with two input dc sources has also been presented. The Sinusoidal Pulse Width Modulation (SPWM) technique is applied for switching of the inverter, where the frequency of carrier and reference waveforms are 5 kHz and 50 Hz , respectively. During the simulations, the modulation index is considered to be 0.9 . A resistive-inductive load with $R=30 \Omega$ and $L=50 \mathrm{mH}$ is considered as the load. Information used during simulations have been summarized in Table III.
TABLE III. VALUES OF PARAMETERS USED In THE SIMULATIONS

| Parameter | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Fundamental frequency | $f$ | 50 | $H z$ |
| Switching frequency | $f_{s w}$ | 5000 | $H z$ |
| Modulation index | $m$ | 0.9 | - |
| Load resistance | $R$ | 30 | $\Omega$ |
| Load inductance | $L$ | 50 | $m H$ |

Fig. 8a shows the output voltage and current waveforms of the proposed topology with two input dc sources (shown in Fig. 1a), where $V_{1}=25 \mathrm{~V}$ and $V_{2}=50 \mathrm{~V}$. It is seen that the output voltage waveform is composed of 7 levels. Maximum output voltage is 75 V and the peak value of the load current is about $2 A$. The THD of the output voltage is about $19 \%$. Fig. 8 b shows the experimental results for load voltage and current waveforms of proposed topology with two dc sources. As seen, the experimental results are in good accordance with simulation results.


Fig. 8. (a) Simulation; and (b) Experimental; results obtained for load voltage and current waveforms of proposed two input dc source topology with $V_{1}=25 \mathrm{~V}$ and $V_{2}=50 \mathrm{~V}$

Fig. 9a shows the voltage and current waveforms of the load for proposed symmetric topology $\left(P_{1}\right)$, while the magnitude of all three dc sources are considered to be 20 V . The measured THD of load voltage in this case, is equal to $19.99 \%$ which is acceptable. This amount can be reduced by application of an output filter. As it can be seen, 7 voltage levels have been produced at the output. Also, maximum output voltage on the load is 60 V . Due to the considerable value of the load inductance, generated load current is almost a sinusoidal waveform with peak value of 1.6 A . The output voltage and current waveforms of proposed topology with three dc sources, applying first algorithm for determination of magnitude of dc sources $\left(P_{2}\right)$, are shown in Fig. 9b. In this scenario, the magnitude of $V_{1}, V_{2}$ and $V_{3}$ dc sources are assumed to be $10 \mathrm{~V}, 20 \mathrm{~V}$ and 20 V , respectively. As seen from Fig. 9b, an 11 level voltage waveform with peak value of 50 V has been produced at the output. The THD of voltage waveform is equal to $11.64 \%$. The load current is a sinusoidal waveform with magnitude of 1.33 A . Fig. 9c shows the load voltage and current waveforms of proposed asymmetric topology with three dc sources and applying second algorithm for deciding about values of dc source $\left(V_{1}=10 \mathrm{~V}, V_{2}=20 \mathrm{~V}, V_{3}=40 \mathrm{~V}\right)$. As this figure indicates, a 15 level load voltage with peak value of 70 V has been produced. THD of the output voltage for this case is equal to $7.95 \%$. Also a sinusoidal waveform with maximum value of 1.86 A is observed for load current. Simulation results show that if second algorithm is applied for determination of magnitude of dc sources, maximum output voltage and number of levels will increase, quality of produced voltage waveform will be improved and its THD will decrease. It is also seen that the proposed topology can operate properly for any kind of loads, including inductive loads with low power factor. Produced load
current is an almost sinusoidal waveform with high quality and low THD, which is highly desired.


Fig. 9. Load voltage and current waveforms for proposed (a) symmetric topology; (b) asymmetric topology applying first algorithm; (c) asymmetric topology applying second algorithm; with three dc sources

## 5. Conclusion

In this paper, a new topology is proposed for cascaded multi-level inverters. The proposed topology can be symmetric or asymmetric. In symmetric topology, the variety number of applied dc sources is only one, so the total cost of inverter decreases. The voltage stress is considerably low in symmetric topologies in comparison with asymmetric ones, so it is possible to use switches with low rating values, which are much smaller and cheaper. On the other hand, asymmetric topologies produce higher number of voltage levels which leads to generation of higher quality and low THD output voltage waveform. To increase the number of voltage levels and maximum output voltage, two algorithms are proposed for deciding about the values of dc sources. To evaluate the advantages and disadvantage, the proposed topology is compared with two previously presented cascaded multi-level inverters. The benefits of proposed topology are confirmed by comparisons. The proposed topology with two and three
dc sources are modeled and simulated in PSCAD/EMTDC to verify the performance of proposed structure. The proposed topology with two input dc sources is also implemented practically. The obtained experimental and simulation results validate the proposed topology and theoretical concepts.

## Refrences

[1] E. Babaei, S. Laali, and S. Alilu, "Cascaded Multilevel Inverter with Series Connection of Novel H-bridge Basic Units," Industrial Electronics, IEEE Transactions on, vol. PP, pp. 1-1, 2014.
[2] J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, "A Survey on Neutral-Point-Clamped Inverters," Industrial Electronics, IEEE Transactions on, vol. 57, pp. 2219-2230, 2010.
[3] J. Rodriguez, L. Jih-Sheng, and P. Fang Zheng, "Multilevel inverters: a survey of topologies, controls, and applications," Industrial Electronics, IEEE Transactions on, vol. 49, pp. 724-738, 2002.
[4] K. K. Gupta and S. Jain, "A Novel Multilevel Inverter Based on Switched DC Sources," Industrial Electronics, IEEE Transactions on, vol. 61, pp. 3269-3278, 2014.
[5] M. Marchesoni and P. Tenca, "Diode-clamped multilevel converters: a practicable way to balance DC-link voltages," Industrial Electronics, IEEE Transactions on, vol. 49, pp. 752-765, 2002.
[6] A. K. Sadigh, V. Dargahi, M. Abarzadeh, and S. Dargahi, "Reduced DC voltage source flying capacitor multicell multilevel inverter: analysis and implementation," Power Electronics, IET, vol. 7, pp. 439-450, 2014.
[7] L. Junfeng, K. W. E. Cheng, and Y. Yuanmao, "A Cascaded Multilevel Inverter Based on Switched-Capacitor for High-Frequency AC Power Distribution System," Power Electronics, IEEE Transactions on, vol. 29, pp. 4219-4230, 2014.
[8] K. P. Draxe, M. S. B. Ranjana, and K. M. Pandav, "A cascaded asymmetric multilevel inverter with minimum number of switches for solar applications," in Power and Energy Systems Conference: Towards Sustainable Energy, 2014, 2014, pp. 1-6.
[9] H. Khoun Jahan, M. R. Banaei, and S. Talaei Mobaraki, "Combined Hbridge cells cascaded transformers multilevel inverter," in Power Electronics, Drive Systems and Technologies Conference (PEDSTC), 2014 5th, 2014, pp. 524-528.
[10] E. Babaei and S. H. Hosseini, "New cascaded multilevel inverter topology with minimum number of switches," Energy Conversion and Management, vol. 50, pp. 2761-2767, 2009.
[11] E. Babaei and S. H. Hosseini, "New multilevel converter topology with minimum number of gate driver circuits," in Power Electronics, Electrical Drives, Automation and Motion, 2008. SPEEDAM 2008. International Symposium on, 2008, pp. 792-797.
[12] Y. Hinago and H. Koizumi, "A Single-Phase Multilevel Inverter Using Switched Series/Parallel DC Voltage Sources," Industrial Electronics, IEEE Transactions on, vol. 57, pp. 2643-2650, 2010
[13] C. Won-kyun and K. Feel-soon, "H-bridge based multilevel inverter using PWM switching function," in Telecommunications Energy Conference, 2009. INTELEC 2009. 31st International, 2009, pp. 1-5.

