# IGBT BASED INVERTER WITH SOFT SWITCHING AUXILIARY CIRCUIT FOR INDUCTION-COOKING APPLICATIONS 

Seyed Hossein Hosseini \& Ali Yazdanpanah Goharrizi<br>Faculty of Electrical and Computer Engineering, University of Tabriz, Tabriz, Iran, hosseini@tabrizu.ac.ir \& ali_yazdanpenah@yahoo.com


#### Abstract

- this paper presents a half-bridge inverter with active auxiliary circuit. The auxiliary circuit is implemented to provide ZVS transition for all switches. Characteristic curves of the inverter are presented in order to provide a detailed design which leads to reduce conduction losses. The simulation results are provided by PSCAD/EMTDC software.


## I. INTRODUCTION

Induction heating (IH) systems for cooking applications received great attention in recent years owing to their merits of very high thermal conversion efficiency, rapid heating, local spot heating, direct heating, high power density, high reliability, low running cost and nonacoustic noise. Most of the IH systems are constructed of resonant inverters operating at high frequencies. However, they have caused some difficulties due to the high commutation losses in the switching and the appearance of EMI. These factors occur mainly in inverter topologies that use the bridge inverter configuration.
Recently, two main solutions such as passive techniques and active techniques were proposed in literature in order to solve these problems. The passive techniques which do not use any switch in their structure have got good performance in the majority of their applications. But they can not regenerate the energy losses of the switches. The active techniques are introduced by controlled switches in their circuits. The main active solutions are those that use pulse width modulation (PWM), with the need for no special control circuits. Several of these works are proposed in [1]-[5] but these suffer from one or more of the following drawbacks.

1) The auxiliary circuit consists of several components [1].
2) The voltage and current stresses on the auxiliary circuit components are high and accordingly the conduction losses, [3] and [4].
3) The auxiliary switch of most ZVS converters has a hard turn-off and this limits the gain in efficiency of the inverter [5].
This paper presents and analyses the operation of new topology inverter which contains auxiliary single switch snubber circuit. The proposed high-frequency PWM
controlled inverter can prepare soft switching operation over a wide output power regulation range with a high efficiency. Design is based on the steady-state characteristic curves to provide a detailed analysis of the reduction in conduction losses of the proposed inverter.
Simulation results from a 310 V input prototype switching at 20 kHz is given which verify the feasibility of the design process and advantages of the proposed topology. The proposed inverter can be used in single phase home-cooking application with a high thermal efficiency and high safety at power levels up to 3.2 kW .

## II. CIRCUIT DISCRIPTION AND CONTROL PRINCIPELS

The proposed topology is illustrated in Fig. 1. It presents a half-bridge inverter configuration, where the $Q_{1}$ and $Q_{2}$ are the main switches. The auxiliary resonant circuit, surrounded by the dotted line, composes of the auxiliary resonant inductor $L_{a}$ and capacitor $C_{a}$ with the auxiliary active switch $Q_{3}$ connected in parallel to the upper side of the main active switch $Q_{1}$. In the power circuit the active switches are IGBTs (insulated gate bipolar transistors), suitable for large IH cooking heater. The values of the load of this inverter $R_{o}$ and $L_{o}$ are determined by assuming its application for an IH cooking heater, and its frequency is fixed as 20 kHz .
This inverter can be operated under soft-switching operation by feeding gate pulse signals as shown in Fig. 2 and then its output power can be regulated continuously by adjusting the PWM technique as changing the total turn-on time of the switch sets $Q_{1}$ and $Q_{3}\left(T_{o n}\right)$ during its one cycle of inverter operation $T_{s}$. The maximum output power is obtained at $D_{b}=0.46$ which is depicted in Fig. 2 (a) and is defined as:
$D_{b}=\frac{\left(T_{\text {on } 1}+T_{\text {on } 2}+T_{\text {on } 3}\right)}{T_{s}}=\frac{T_{\text {on }}}{T_{s}}$
The minimum output power is obtained at $D_{\mathrm{s}}=0.14$ which is depicted in Fig 2 (b) and is defined as:
$D_{s}=\frac{\left(T_{\text {on } 1}+T_{\text {on } 2}\right)}{T_{s}}=\frac{T_{\text {on }}}{T_{s}}$

It can be seen that in Fig 2 (b) the second part of the turn on duration of the switch set $Q_{3}$ is omitted to achieve lower output power.


Fig.1. Proposed ZCS PWM high-frequency inverter

(a)


Fig.2. Asymmetrical PWM gate pulse timing sequences
The smallest duty cycle of the inverter is limited to the ZVS time interval of the switch $Q_{1}$.
Table 1 lists the symbols used in the gate driving signals.
Table 1: definitions of various symbols

| Symbol |  |
| :--- | :---: |
| $V_{G 1}$ | Term |
| $V_{G 2}$ | gate driving signal of Sw1 |
| $V_{G 3}$ | gate driving signal of Sw2 |
| $T_{\text {on1 }}$ | gate driving signal of Sw3 |
| $T_{\text {on2 }}$ | turn-on duration time of Sw1 |
| $T_{\text {on3 }}$ | The first turn-on duration time of Sw3 |
| $T_{\text {on4 }}$ | Overlapping time interval of Sw1 and Sw3 |
| $T_{d}$ | The turn-on duration time of the Sw2 |
| $T_{S}$ | Dead time duration |

## III. CHARACTERISTIC CURVES OF THE INVERTER

Characteristic curves of the inverter are presented in this section to assist in the design process of the converter. These curves show how variables such as auxiliary switch peak current and peak voltage vary as circuit parameters are changed. These curves are obtained from analytically solving the equations given in the steady state analysis by using an iterative procedure such as the Newton-Rapson method. The auxiliary characteristic impedance is given by

$$
\begin{equation*}
Z_{a}=\sqrt{L_{a} / C_{a}} \tag{3}
\end{equation*}
$$

The curves are drawn for particular values of the variable $K=C_{p} / C_{a}$. The value of the dc blocking capacitors $C_{1}$ and $C_{2}$ are taken to be constant (i.e. $C_{1}=C_{2}=0.47 \mu \mathrm{~F}$ ) because these circuit parameters have almost no significant bearing on the characteristic curves. This section attempts to analyze the inverter and its characteristic curves in order to provide a detailed design which leads to obtain both the minimum auxiliary circuit rating and reduce its conduction losses. The procedure of choosing suitable value of the coefficient $K$ and auxiliary resonant impedance $Z_{a}$ is discussed in sections A through E.

## A. PEAK CURRENT OF AUXILIARY SWITCH $\boldsymbol{i}_{3-p}$

Fig. 3 shows the variation of peak current of the auxiliary switch $Q_{3}\left(i_{3-p}\right)$ versus auxiliary resonant impedance $Z_{a}$. From the graph it is clear that the value of the $i_{3-p}$ decreases with increasing $Z_{a}$ for all $K$. this is because by increasing $Z_{a}$, the auxiliary resonant inductance $L_{a}$ is being increased compare to $C_{a}$ as seen in Eq. (3). Additionally, for the output power of 3200 W the output peak current is about 56.57 A. therefore to obtain both the minimum auxiliary circuit rating and reduce its conduction losses it is reasonable to choose the ratio of $i_{3-}$ ${ }_{p} / i_{o-p}$ less than one. With reference to Fig. 3, it can be deduced that $Z_{a}$ should be chosen bigger than 0.3 pu . The value of the coefficient $K$ dose not affects the curve significantly.


Fig. 3. Peak current of the auxiliary switch $Q_{3}$
B. PEAK VOLTAGE ACROSS AUXILIARY SWITCH $V_{3-p}$

Fig. 4 shows the peak voltage across auxiliary switch
versus the resonant impedance $Z_{a}$ in pu. From the curve it is clear that the peak voltage across switch, $V_{3-p}$ increases as $Z_{a}$ increases. From both the previous section discussion, choosing $Z_{a}>0.3$, and Fig 4 it can be concluded that to reduce the rating value of auxiliary switch it is reasonable to choose the coefficient $K$ bigger than one.


Fig. 4. Peak voltage across auxiliary switch $Q_{3}$

## C. ZVS INTERVAL OF MAIN SWITCH $Q_{1}$ AT TURNOFF

The variation of the ZVS available turn-off interval of $Q_{1}$ versus resonant impedance, $Z_{a}$ is shown in Fig. 5. From the graph it is clear that for $K \geq 1$ the ZVS interval decreases with increasing $Z_{a}$. With reference to Fig. 5 it can be deduced that by increasing $K$ the time interval ( $\mathrm{t}_{2}-$ $\mathrm{t}_{3}$ ), in which the load current flowing through body diode of $Q_{1}$ is increased. This increased conduction of diode results in a much more ZVS interval available for turningoff. So it could be suitable to choose $K=3$ and $Z_{a}=0.3$. This section is the time interval $3\left[\mathrm{t}_{2}-\mathrm{t}_{3}\right]$ with respect to Fig.9.


Fig. 5. Range of ZVS interval for Main switch $\mathbf{Q}_{1}$

## D. ZVS INTERVAL OF MAIN SWITCH $Q_{2}$ AT TURN-ON

The graph shows variation of ZVS interval of main switch $Q_{2}$ versus $Z_{a}$. As it can be seen from the graph, shown in Fig 6 , it is clear that for $K=3$ and $Z_{\mathrm{a}}=0.3$ the ZVS interval of main switch $Q_{2}$ states in a good condition. This section is the time interval $6\left[\mathrm{t}_{5}-\mathrm{t}_{6}\right]$ with respect to Fig.9.

## E. PEAK CURRENT OF MAIN SWITCHES $\boldsymbol{Q}_{1}$ AND $\boldsymbol{Q}_{2}$

Fig. 7 shows variation of peak currents $i_{1-p}$ and $i_{2-p}$ of the main switches ( $Q_{2}$ and $Q_{1}$ ) versus $Z_{a}$. It is clear that, if we choose $\mathrm{Za} \cong 0.4$ and $\mathrm{K} \cong 3$ the peak currents maintain at
their almost minimum values during the operation condition.
Consequently, in order to decrease the peak currents of all switches, it could be suitable to choose the parameters $K$ and $Z_{a}$ as follows:

$$
\begin{gather*}
\mathrm{Za} \cong 0.4  \tag{4}\\
\mathrm{~K} \cong 3 \tag{5}
\end{gather*}
$$



Fig. 6. Range of ZVS interval for Main switch $Q_{2}$

(a)

(b)

Fig. 7. Peak current of the main switches. (a) $i_{1-p}$.(b) $i_{2-p}$

## IV. DESIGN PROCEDURE AND EXAMPLE

This section presents the design procedure for selecting the auxiliary circuit components from the characteristic curves given in previous section.

## A. INPUT DATA

A design example is also given for fully understanding the procedure. The following assumption is made to provide a reasonable design procedure.

$$
\begin{equation*}
f_{a}=5 \times f_{s} \tag{6}
\end{equation*}
$$

Where, $f_{a}$ and $f_{s}$ are the resonant frequency of the auxiliary circuit and switching frequency respectively. The switching frequency is about 20 kHz .

Basic values:
Base Voltage: The DC link voltage, $V_{d c}$ is taken as the base voltage
$V_{b}=V_{d c}=310 \mathrm{~V}$

Base Current: The maximum output current is taken as the base current
$I_{b}=\frac{\sqrt{2} \frac{p_{o}}{\eta}}{V_{d c}}=\frac{\sqrt{2} \frac{3200}{0.95}}{310}=15.36 \mathrm{~A}$
Base Impedance:
$Z_{b}=\frac{V_{b}}{I_{b}}=\frac{310}{15.36}=20.1735 \Omega$

## B. CALCULATING THE AUXILIARY INDUCTOR AND CAPACITOR

From (4) and (6) we have $Z_{a}=\sqrt{L_{a} / C_{a}}=0.4 p u$ and $f_{a}=1 / \sqrt{C_{a} L_{a}}=100 \mathrm{kHz}$. So the auxiliary inductor and capacitor are obtained $L_{a}=12.843 \mu H$ and $C_{a}=0.19723 \mu F$.

## C. CALCULATING THE PARALLEL CAPACITOR $\boldsymbol{C}_{\boldsymbol{P}}$

From Eq. (5) the parallel capacitor is obtained $C_{p}=0.5917 \mu F$.
In the next section simulation results will be given to prove the validity of the design which has been discussed in this section.

## IV. PROPOSED INVERTER OPERATION INTERVALS

The operation intervals of the inverter are shown in Fig. 8. Explanation of each interval is carried out on the basis of the illustration for the circuit operation conditions and the results of simulation analysis at $D=0.46$, shown in Fig. 9. Fig. 1 defines the signal and the positive direction of each voltage and current in the inverter. The operation of each interval and the transition between the intervals are described as follows:

Interval 1 [ $\left.\mathrm{t}_{0}-\mathrm{t}_{1}\right]$ : When, Sw1 is turned on, the resonant current $i_{1}$ begins to flow through the load. Accordingly, the output power is supplied into the load from the DC link source voltage, $V_{d c}$. Then, $S w 3$ turns on so that the auxiliary resonant current $i_{3}$ begins to flow via $L_{a}$ and $C_{a}$. Accordingly; interval 1 is converted to interval 2.

Interval 2 [ $\mathrm{t}_{1}-\mathrm{t}_{2}$ ]: During this interval, both Sw 1 and Sw3 turn on. The current flowing through $\operatorname{Sw1}\left(i_{1}\right)$ is forced to convert into diode $D_{1}$ owing to the auxiliary resonance between $L_{a}$ and $C_{a}$ mentioned above. The active power switch $S w 3$ turns on under ZCS operation due to the current $i_{3}$. The current $i_{3}$ begins to charge $C_{a}$. When the current $i_{1}$ is converted from Sw1 into $D_{1}$, interval 2 is transferred into interval 3.

Interval 3 [ $\mathrm{t}_{2}-\mathrm{t}_{3}$ ]: When $\operatorname{Sw} 1$ turns off while diode $D_{1}$ is conducting, so it turns off under ZCS and ZVS condition. As the current flowing through the diode $D_{1}$ is removed by the auxiliary current $i_{3}$, diode $D_{1}$ turns off so that interval 3 changes to interval 4.

Interval $4\left[\mathrm{t}_{3}-\mathrm{t}_{4}\right]$ or $\left[\mathrm{t}_{7}-\mathrm{t}_{8}\right]$ : The auxiliary resonant current flows through $C_{a}$, the load ( $R_{o}$ and $L_{o}$ ), $C_{1}$ and $C_{2}$ via Sw3. When the voltage across $C_{a}$ goes over the DC link source voltage of $V_{d c}$, the diode $D_{2}$ in the switches $Q_{2}$ becomes conducting. Hence, interval 4 becomes interval 5.

On the other hand, when this interval jumps from interval 7, as shown in Fig. 8, the current flowing through Sw3 is removed by the resonance among $L_{a}$, and $C_{a}$. Then, $D_{3}$ turns on and this interval returns into interval 8.

Interval 5 [ $\mathrm{t}_{4}-\mathrm{t}_{5}$ ]: During this mode, the current $i_{3}$ flows through $D_{3}$ so that the active switch $S w 3$ can be turned off under ZCS and ZVS condition as cutting off the gate signal fed to $S w 3$. When $D_{3}$ turns off while $D_{2}$ is conducting this interval is converted into interval 6.

Interval $6\left[\mathrm{t}_{5}-\mathrm{t}_{6}\right]$ : As it is shown in Fig. 9 the current, $i_{2}$ is reversed in its direction and resonant current flows through load, $C_{1}$ and $C_{2}$. The current flowing through $D_{2}$ is removed as the resonant load current reaches zero. While $D_{2}$ is conducting, the gate signal is fed to Sw2 to turn it on. Then, the current flowing through $D_{2}$ can be converted naturally into Sw2. So that Sw2 turns on under ZCS and ZVS condition. As Sw2 turns on this interval turns to interval 7

Interval 7 [ $\left.\mathrm{t}_{6}-\mathrm{t}_{7}\right]$ : As the gait signal of Sw2 in cut off the switch turns off under some turning off current. So some turn off losses occur during this interval. Simultaneously, Sw3 turns on under ZVC condition because of auxiliary resonance circuit.

Interval $8\left[\mathrm{t}_{7}-\mathrm{t}_{8}\right]$ : by applying the gate signal of Sw 1 it turns on under ZVS condition due to the auxiliary resonance current. The resonance current between $L_{a}$ and $C_{a}$ goes to completion and the current flowing through $D_{3}$ reaches zero therefore $D_{3}$ turns off during this interval. Then, Sw3 turns on under ZCS and ZVS condition and the interval returns into the initial interval (interval 1).

## V. CONCLUSION

This paper presents a ZVS PWM half-bridge inverter with active soft switching auxiliary circuit. This inverter featured soft switching of both the two main switches and the auxiliary switch. Additionally it reduces both peak flowing current of all switches and voltage of the auxiliary switch to achieve low switching stress. The step-by-step design procedure, based on the inverter characteristic curves of the inverter, has been given.
The results of computer-aided simulation analyzer, PSCAD/EMTDC are provided to indicate both the circuit operation intervals and evaluation of the performance of the proposed inverter.


Fig. 8. Operating principle and equivalent circuits during one switching cycle


Fig. 9. One switching cycle operating waveforms at $\boldsymbol{D}=\mathbf{0 . 4 6}$

## REFERENCE

[1] S. Moisseev, H. Muraoka, M. Nakamura, A. Okuno, E. Hiraki and M. Nakaoka, 'Zero voltage soft switching PWM high-frequency inverter using IGBTs for induction heated fixing roller' IEE Pros. Electr. Power appl. Vol. 150, No. 2, Mar. 2003
[2] N. A. Ahmed, A. Eid, H. W. Lee, M. Nakaoka, Y. Miura, T. Ahmed and E. Hiraki, 'Quasi-Resonant Dual Mode Soft Switching PWM and PDM High-Frequency Inverter with IH Load Resonant Tank' IEEE. Con. 2005
[3] H. Ogiwara, M. Itoi andM. Nakaoka, 'PWM-controlled softswitching SEPP high-frequency inverter for induction-heating
applications' IEE Proc.-Electr. Power Appl., Vol. 151, No. 4, July 2004
[4] K. Fathy, Y. Miura, K. Yasui, I. Hirota, T. Iwai, H. Omori, H. W. Lee, and M. Nakaoka 'PWM/PDM Dual Mode Controlled Soft Switching Multi Resonant High-Frequency Inverter’ IEEE Con. 2005.
[5] H. Sugimura, H. Muraoka, K. Soushin, M. Matsuda and Mutsuo Nakaoka 'Dual Mode ZVS-PWM High Frequency Load Resonant Inverter with Auxiliary Edge Resonant Snubber for Super Heated Steamer’ IEEE con. 2003.

