# A SOFTWARE FM DEMODULATOR 

Adem GEDİ, Serhat YILMAZ and Hasan DİNÇER<br>The University of Kocaeli, Electronic and Communication Systems Research and Application Center (EHSAM), Izmit - Turkey adem@kou.edu.tr


#### Abstract

Software FM demodulator is presented which is suitable for analog FM modulator. In the demodulator, zero crossing counter method was applied in computer environment for demodulation of FM signal. Analog FM signal was first converted to TTL level square wave FM signal and then applied the software-based FM demodulator. In software-based FM demodulator, the original signal was obtained by measuring the spacing between zero crossing.


Index Terms: FM Demodulator, Software Radios

## 1. Introduction

Digital signal processing has three steps: First step is converting analog signals to digital signals (A/D). Second step is digital processing of the converted signals and last step is converting digital signals to analog (D/A). Digital signal processing (DSP) has many advantages. First of all, DSP is done by means of a software. Therefore modifications are done on software instead of hardware. This provides us flexibility in system development.

FM signal demodulation may be done by three methods: Frequency discrimination, phase tracking and zero crossing counters. Zero crossing counter method is suitable for software FM demodulator. DSP approach may also be used for demodulation of FM signals. In this paper, it is aimed to investigate what requirements are needed for FM signal demodulation with the help of computer. In this purpose, a computer program was written for zero crossing counter method. Because digital computer cannot run with analog signal, a analog input / output (I/O) interface card was used. The I/O card consist of an Counter/Timer (C/T), a 12 bit Analog to Digital Converter, a 12 bit Digital to Analog converter. The $\mathrm{C} / \mathrm{T}$ is a programmable counter/timer chip organized as 3 independent 16-bit counters, which may be clocked at speeds up to 5 MHz . All the modes of operation can be invoked under software control. The ADC is based on the latest technology 12 bit successive approximation analog to digital converter and an 8 channel analog multiplexer. DAC is based on the high
performance 12 bit Digital to Analog Converter. The DAC generates a current output that is converted into a voltage and buffered by two op-amps. Demodulation of FM signal processing is done in real time. Data flow between I/O card and computer is done as fast as possible for recovering amplitude and frequency components of data. Therefore counting intervals must be constant. Computer uses interrupts for this kind of process. Two types of interrupt are exist; hardware and software. The hardware interrupt occurs when electrical signal is applied to the interrupt pin then address of interrupt service routine (ISR) is transferred to the databus then the computer gets address of ISR from databus and run ISR in the address. Generally, ISRs finish "RETI : Return From Intrerrupt" instruction. When microprocessor operates this instruction pops all data from stack and continues real task. The I/O card can sent a interrupt request to $\mathbb{R Q n}$ ( $\mathrm{n}=1 . .7$ ) interrupt request line when complete A/D conversion, pin 0 and pin 3 of $C$ port of 8255 programmable peripheral interface (PPI) are activated, and time interval of three timer finished.

## 2. Interrupt Vector Table

PCs have 256 possible interrupts numbered from 0 to 255. Each interrupt has an associated interrupt routine to handle the particular condition. To organize the 256 interrupts, the starting addresses of the corresponding interrupt routines are arranged in the interrupt vector table. When an interrupt occurs, the processor automatically retrieves the starting address of the interrupt routine from interrupt vector table. The starting
segment address. Both addresses are 16 bits (2 bytes) wide. So each table entry occupies 4 bytes. The total length of the table is $256 \times 4$ or 1024 bytes (1K). Because the interrupt vector table is in RAM (Random Access Mêmory),
any program can chance it. However, TSR (Terminate and Stay Resident) programs and device drivers use the table.


Figure 1. Interrupt vector table

Table 1. Certain interrupts of PC

| No | Address | Purpose |
| :---: | :---: | :---: |
| 00 | 000-003 | Processor: Division by zero |
| 01 | 004-007 | Processor: Single step |
| 02 | 008-00B | Processor: NMI |
| 03 | 00C - 00F | Processor: Breakpoint reached |
| 04 | 010-013 | Processor: Numeric overflow |
| 05 | 014-017 | Hardcopy |
| 06 | 018-01B | Unknown instruction |
| 07 | 01D-01F | Reserved |
| 08 | 020-023 | $\text { IRQ0: Timer (Call } 18.2$ times/sec. |
| 09 | 024-027 | IRQ1: Keyboard |
| 0A. | 028-02B | IRQ2: $2^{\text {nd }} 8259$ |
| OB | 02C-02F | IRQ3: Serial port 2 |
| 0 C | 030-033 | IRQ4: Serial port 1 |
| OD | 034-037 | IRQ5: Hard drive |
| OE | 038-03B | IRQ6: Diskette |
| 0F | 03C-03F | IRQ7: Printer |
| ... | $\ldots$ | $\ldots$ |

## 2. Zero Crossing Counter Method

FM signal can demodulate by means of count zero crossing. FM signal of number of zero crossing can to take the measurement of momentary frequency in given time interval (Tc). Think about FM signal granted by
$f_{c}(t)=A \cos \theta(t)=A \cos \left\lfloor\omega_{c} t+K \int f(t) d t\right\rfloor$

As an example, let $f(t)=a t, 0 \leq t \leq T$, a repetitive ramp. Then $\omega_{i}=\omega_{c} t+K a t$, $\theta(t)=\omega_{c} t+\frac{K a t^{2}}{2}$. Let $t_{1}$ be a zero crossing and $t_{2}=t_{1}+\Delta t$ be the next zero crossing. This situation is shown in Figure 2. In that case $\theta\left(t_{2}\right)-\theta\left(t_{1}\right)=\pi . f_{c}$ is the carrier frequency. B is bandwidth of $f(t)$ and presume it is much less than $f_{c}$.


Figure 2. Zero crossing determination.
The modulated signal $f(t)$ chances much more slowly than $f_{c}$. Thus $f(t)$ can be assumed practically steady in the interval $\left(t_{2}-t_{1}\right)$, consequently

$$
\begin{aligned}
\theta\left(t_{2}\right)-\theta\left(t_{1}\right) & =\pi=\omega_{c}\left(t_{2}-t_{1}\right)+K \int_{t_{1}}^{t_{2}} f(t) d t \\
& =\omega_{c}\left(t_{2}-t_{1}\right)+K f\left(t_{1}\right)\left(t_{2}-t_{1}\right) \\
& =\underbrace{\left[\omega_{c}+K f\left(t_{1}\right)\right]\left(t_{2}-t_{1}\right)}_{\frac{d \theta}{d t}=\omega_{1}}
\end{aligned}
$$

From equation 1, we have
$\omega_{i}=\omega_{c}+K f(t)=\frac{\pi}{t_{2}-t_{1}}$
$f_{i}=f_{c}+\frac{K}{2 \pi} f(t)=\frac{1}{2\left(t_{2}-t_{1}\right)}$
The desired output $f(t)$ can be obtained by measuring the spacing between zero crossing.

If only positive-going zero crossing are considered, at this time the slope of $f_{c}(t)$ is positive, we get
$f_{i}=\frac{1}{t_{2}-t_{1}}$
In a given time interval, a simple way of measuring the spacing of zero crossing is to actually count the number of zero crossings.


Figure 3. Counting intervals

Consequently, consider a counting interval $T_{C}$ long enough so that it counts a significant number of zero crossings, yet short enough compared with $1 / B$ so that $f(t)$ still does not chance too much in this interval (see Figure 3). Then $\frac{1}{f_{c}}\left\langle T_{c}\left\langle\left\langle\frac{1}{B}\right.\right.\right.$

Zero crossing counter can be make count zero crossing twice for each alternance or ones for each alternance in positive or negative crossing. FM modulated signal time domain presentation shown in Figure 4.



Figure 4. a) Main signal b) FM Modulated Signal c) Limiter output d) TTL Level Transformer Output

## 3. Applying Zero Crossing Method in Computer Environment

In this paper, GW GFG-813 was used as a FM signal generator. It includes limiter and TTL level transformer. GW GFG-8050 was used for time base generator. Time base generator sends a signal to IRQ4 line in every
generator sends a signal to $\operatorname{RQ} 4$ line in every Tc period for execute ISR routine. Time base generator is connected to counter 0 for adjust time base by means of software. Because every counter have five operation mode. Counter 0 is in mode 2. This mode of operation causes to act as a divide by n counter. So various time interval can be obtained by means of adjust $n$. Counter 2 is in mode 0 . This mode is normal counter mode.

Starting address of program put into interrupt vector table instead of IRQ4 by main program. So, ISR executed by microprocessor when time base generator sent a signal to computer. Because $n$ was selected one.

Flow chart of written program for apply to method in computer can be summarized:


Figure 5. Flow chart of main program

ISR, which its address put into interrupt vector table by means of main program, can be summarized in Figure 6.

In the ISR, 2024 is subtracted from read value for obtain $\pm 5 \mathrm{~V}$ level in the output. The D / A converter is 12 bits. So, 4096, 0 corresponds $+5 \mathrm{~V},-5 \mathrm{~V}$ respectively. ISR is called every Tc period by means of the signal which is produced by time base generator. Therefore the output voltage is updated every Tc period. Results are shown in Figure 8.


Figure 6. Flow chart of ISR

## 4. Conclusion

In this paper, zero crossing counter method applied computer environment for demodulation of FM signal. $2.5 \mathrm{MHz} \pm 75 \mathrm{kHz}$ signal can be demodulated because counters count speeds not enough on the I/O card. Demodulation was realized for low frequency of main signal. Our study is continuing for high frequency main signal and real FM receiver.

## References

[1] J. A. Wepman, "Analog-to-Digital Converters and Their Applications in Radio Receivers," IEEE Communications Magazine, May 1995, pp 39-45.
[2] J. Mitola, "The Software Radio Architecture," IEEE Communications Magazine, May 1995, pp 30-38.
[3] Tischer, PC Intern System Programming, (U.S.A: Abacus, 1995).
[4] Schwartw, Information Transmission, Modulation, and Noise, (Kogokusha: McGraw-Hill, 1970).


Figure 7. Hardware of Zero Crossing Counter Method


Figure 8. Results a) Original Signal b) Signal that is obtained by using computer

